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Candidato: Daniel Lazkani Feferman RA: 192714
Data da Defesa: 22 de Maio de 2019
T́ıtulo da Tese: “Design, Implementation and Evaluation of a Data Center Gateway compa-
tible with VXLAN using P4”
Prof. Dr. Christian Rodolfo Esteve Rothenberg (FEEC/UNICAMP)(Presidente)
Prof. Dr. Rodolfo da Silva Villaca (UFES)
Prof. Dr. Marcos Rogerio Salvador (UNICAMP)
A ata de defesa, com as respectivas assinaturas dos membros da Comissão Julgadora,
encontra-se no SIGA (Sistema de Fluxo de Dissertação/Tese) e na Secretaria de Pós-Graduação
da Faculdade de Engenharia Elétrica e de Computação.
To all my family and friends
Acknowledgement
God gives us three counselors on our short journey through life: parents, professors, and
friends. Parents have been and will always be guiding us. The professors orient us through our
technical and professional development. Friends complement the small gaps left behind both of
them. So, in the following lines I thank all of them:
To my parents Flavio, Elizabete, and Marcel who influenced in so many different ways, by
introducing me the day-to-day learning, providing everything needed in my life and also their
persistence on something they did not have the opportunity to have, a high degree. More
specifically, I thank my father, for showing me that in some moments of despair, the solution
may be right in front of us. My mother, for constantly redefining my concept of perseverance,
proving that there is no limit to dreams, that they can always be achieved, no matter the size
of the challenge.
To my professor Dr. Christian Esteve Rothenberg for allowing me to learn by being around
of some of the smartest people in Brazil and for accepting this huge challenge of orienting
me, without professional networking experience, through this such challenging and agile field
of computer networks. To my friend and almost a second advisor, Dr. Gyanesh Patra, for
the patience of answering most of my questions and increasing my knowledge of innumerable
subjects.
To my friends for the advises and technical support. Special thanks to my love and best
friend, my girlfriend Natalie for the support through this journey. Since I had a job over the
week and the thesis over the weekend, she abdicated most of her weekends to keep helping me
to achieve this goal.
I want to express my gratitude for every one of Tim Brazil, who has strengthened some topics
in this work.I thank the financial and technical support received from Ericsson Hungary, Silicon
Valley, and Brazil. Lastly, I thank the Funcamp for the process no 35789-17 and 78064/2018.
In summary, the phrase “If I have seen further it is by standing on the shoulders of Giants.” of
Sir Isaac Newton never made so much sense.
You can’t connect the dots looking forward; you
can only connect them looking backwards. So you
have to trust that the dots will somehow connect
in your future. You have to trust in something —
your gut, destiny, life, karma, whatever.
Steve Jobs
Abstract
For some years, Software-Defined Networking (SDN) has been revolutionizing
the networking landscape, giving administrator users the possibility to program the
network control plane. However, the deployment of SDN solutions gave researchers
space to new challenges, aiming to upgrade our networks to new levels through
deeper data plane programmability.
The Programming Protocol-Independent Packet Processors (P4) is a Domain
Specific Language (DSL) to express how packets are processed on a programmable
network platform. Considering the objective to allow P4 programmability with
high performance, the Multi-Architecture Compiler System for Abstract Dataplanes
(MACSAD) uses the OpenDataPlane (ODP) Open Source project to provide specific
Application Programming Interfaces (APIs), enabling the interoperability between
different hardwares and minimizing the overhead. The MACSAD is a compiler that
takes advantage of the P4 language simplicity and ODP APIs flexibility to work on
different platforms, but still maintaining high performance. Thus, MACSAD can be
called as a ”unified compiler system with high performance”, considering that it can
execute the same P4 program on multiple targets with high throughput.
This project aims to add Virtual eXtensible Local Area Network (VXLAN) sup-
port to MACSAD, integrate it with an SDN controller, evaluate the throughput,
latency and the Load balance distribution through multiple polynomials. Thus, to
achieve this integration we will make a P4 VXLAN implementation and an SDN
approach to populate the tables through a simple controller.
Finally, we will analyze different load balancing polynomials, mainly through
Checksum and CRC functions and a performance evaluation of the whole system,
to perform the last one we will take advantage of Network Function Performance
Analyzer (NFPA) and Open Source Network Tester (OSNT), generating different
types of traffic to benchmark our P4-defined dataplane application.
Key-words: P4, SDN, CRC, Load Balancing, VXLAN, ODP, MACSAD, DSL,
OSNT, NFPA, and Computer Networks
Resumo
Por muitos anos as Redes Definidas por Software (SDN) têm revolucionado o
comportamento das redes de computadores, dando aos administradores das mesmas
a possibilidade de programar o plano de controle da rede. No entanto, a implantação
de soluções SDN deu aos pesquisadores espaço para novos desafios, com o objetivo
de atualizar nossas redes por meio de uma programação mais detalhada do plano de
dados.
O P4 é uma Linguagem de Domı́nio Espećıfico (DSL) para expressar como os
pacotes são processados em uma plataforma de rede programável. Considerando o
objetivo de permitir a programação P4 com alto desempenho, o Multi-Architecture
Compiler System for Abstract Dataplanes (MACSAD) utiliza o projeto open source
OpenDataPlane (ODP) para fornecer APIs espećıficas, permitindo a interoperabili-
dade entre hardwares diferentes e minimizando a sobrecarga dos mesmos.
O MACSAD é um compilador que aproveita a simplicidade da linguagem P4 e a
flexibilidade das APIs do ODP para trabalhar em diferentes plataformas, mantendo
o alto desempenho. Assim, o MACSAD pode ser chamado de um ”sistema de com-
pilador unificado de alto desempenho”, considerando que ele pode executar o mesmo
programa P4 em múltiplos hardwares com alta performance.
Este projeto tem como objetivo adicionar suporte VXLAN ao MACSAD, integrá-
lo a um controlador SDN, fazer uma análise de throughput, latência e da distribuição
do balanceador de carga através de múltiplos polinômios. Assim, para alcançar essa
integração, faremos uma implementação P4 VXLAN com uma abordagem SDN para
preencher as tabelas através de um controlador simples.
Por fim, faremos uma análise dos métodos de balanceamento de carga, principal-
mente através de funções Checksum e CRC para uma avaliação de desempenho de
todo o sistema. Dessa forma, utilizaremos o Network Function Performance Analyzer
(NFPA) e Open Source Network Tester (OSNT) para efetuar os testes de through-
put e latência, gerando diferentes tipos de tráfego para análise de performance de
nosso programa P4 definido na aplicação do plano de dados.
Palavras-chave: P4, SDN, CRC, Balanceamento de Carga, VXLAN, ODP, MAC-
SAD, DSL, NFPA, OSNT e Redes de Computadores
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Considering the exponential growth in packets transmissions over the network, we need to
reevaluate how traffic is managed and improved by adding new protocols and functionalities.
One of the most sought features by network administrators and the academia is the ability
to reconfigure and redesign our networks, or in other words, to give programmability to our
systems.
In the past decades, the network architecture had the control and forwarding planes coupled
together. Over the years, computer networks have been getting complicated and hard to ma-
nage, with routers, switches, firewalls, Network Address Translators, etc (Feamster, Rexford &
Zegura 2014). Initially, each vendor implemented the control plane with proprietary solutions,
and to configure network device it was necessary to use configuration interfaces that vary across
vendors and sometimes even across products from the same vendors. Considering this scenario,
Software-Defined Networking (SDN) (Kreutz, Ramos, Verissimo, Rothenberg, Azodolmolky &
Uhlig 2014) was born to split both planes, giving the capability to a single software control
program to manage multiple data planes from different vendors, two of the current most famous
controllers are OpenDaylight (Medved, Varga, Tkacik & Gray 2014) and ONOS (Berde, Gerola,
Hart, Higuchi, Kobayashi, Koide & Lantz 2014). The first and most renowned standard inter-
face solution was OpenFlow (McKeown, Anderson, Balakrishnan, Parulkar, Peterson, Rexford,
Shenker & Turner 2008), enabling direct access to the control and forwarding layer on devices
such as switches and routers.
Though OpenFlow being initially a vast technological advancement, it has limitations such as
each new headers need to be implemented on a new version, which can take years to be released.
Furthermore, each new version needs to have retro compatibility, making the deployment of it
even harder. Ideally, we should be able to give the network precisely which types of headers
we want to implement and how they will be parsed, or in other words, to allow our data
plane to be programmable. The Programming Protocol-Independent Packet Processors (P4)
language (Bosshart, Daly, Izzard, McKeown, Rexford, Schlesinger, Talayco, Vahdat, Varghese &
Walker 2013) aims to solve enable a standardized language to enable data plane programmability.
The P4 is an open source project that aims to define how packets are processed; it uses
the Match+Action model and can be developed using SDN solutions. The language has three
primary goals: reconfigurability, meaning that over time we can reconfigure how packets
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are processed; protocol independence, the network administrator can implement or even
create new protocols; and target independence, details of the switch do not need to be
known (Bosshart et al. 2013). Another useful tool in computer networks is the OpenDataPlane
(ODP)1, which is an open source project to enable APIs to develop the data plane.
Combining the simplicity of the P4 language with the flexibility, performance, and porta-
bility of ODP APIs, the Multi-Architecture Compiler System for Abstract Dataplanes (MAC-
SAD) (Patra & Rothenberg 2016), (Patra, Rothenberg & Pongracz 2017) was built. The MAC-
SAD compiler converts a P4 program to a Intermediate Representation (IR) and then to C
language.
In this work, we present a VXLAN architecture and a P4 solution to this scenario, enabling
the division of our networks into multiple virtual networks. However, to successfully achieve
this goal, we aim to show that while giving programmability to our VXLAN switch, by using
MACSAD we are not compromising features of our network, e.g., increasing latency or decreasing
throughput. Then, since our VXLAN architecture features a load balancer through polynomials,
we analyze different functions using a new metric to get the best distribution of our load balance
applied to the network architecture.
1.1 Thesis Objectives
We can define the main goal of this dissertation as follows: to design, implement and evaluate
a VXLAN program using MACSAD compiler and a simple SDN controller. To this end, we
identified the following objectives:
• Design the architecture and implementat a VXLAN-based Data Center Ga-
teway (DCG) pipeline. To write in P4 the use case pipeline and test it with MACSAD.
However, to archive this objective, new primitives need to be added to MACSAD.
• Performance evaluation. Given the target DCG implementation, we measure the ob-
tained datapath performance in terms of throughput and latency on different servers and
scenarios using state-of-the art traffic generators (NFPA and OSNT).
• Evaluate the most commons polynomials applicable for load balancing. By
means of adequate metrics, we evaluate different algorithms supported in SW and HW
dataplane devices to distribute packet flows over different network paths and leverage the
result in our DCG implementation.
1.2 Methodology
In order to achieve our objectives, we found four steps. Figure 1.1 summarizes the main
activities in our methodology flow; each step contains sub-steps that may be done in parallel:
1https://www.opendataplane.org
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Figure 1.1: DCG develop process.
1. Literature review: as part of any project, we started with the study and analysis of the
state of the art of P4 language, load balance polynomials, VXLAN, SDN controller, and
MACSAD compiler considering its architecture and support.
2. VXLAN P4 implementation: after the literature review, as a second step we have
implemented the VXLAN P4 program, which was tested using behavioral-model.
3. ODP Primitives support: since MACSAD did not support all the required P4 and
ODP primitives, step 3 was the feature implementation on MACSAD using the ODP
APIs.
4. Add support to a simple controller: in this part we have populated the VXLAN
tables through a customized SDN controller, which was managing the packet flow.
5. MACSAD DCG: in this sub-step we adapt parts of the executed VXLAN P4 imple-
mentation to MACSAD by operating in an emulated environment, meaning the results
should be considerably better than a physical (and more realistic) test. In this part, we
were able to evaluate the functionality of our DCG P4 program.
6. Load Balancing Validation: using the MACSAD DCG we were able to validate the
load balance feature and compare it using two different function: CRC32 and checksum16.
7. Load Balancing Analysis: through a new metric we have evaluated some of the most
commons algorithms to search the best polynomial to load balance traffic over multiple
hosts and servers.
8. NFPA and OSNT Performance Evaluation: considering the whole network assem-
bled with a P4 VXLAN implementation, MACSAD compatibility and integration with an
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SDN controller we have executed the performance tests with different packets I/Os and
configurations.
1.3 Text Organization
The remainder of this work is structured as follows. In Chapter 2, we provide background
and related works. In Chapter 3, we describe our use case, the VXLAN implementation, and a
load balance comparison between CRC and checksum algorithms. In Chapter 4, we evaluate the
performance (throughput and latency) of our Data Center Gateway (DCG) P4 program and an
extended analysis of the load balancing feature. Lastly, In Chapter 5, we present the conclusion
of this work and future work. In Appendix A, we expose the author publications related to
this work. In Appendix C we present the parser and dependency table graph representation.
In Appendix B we expose the DCG P4 code. In Appendix D, we present the load balance
code used to analyze different polynomial. Lastly, in Appendix E, we expose the load balance
analysis results into heatmaps.
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Chapter 2
Background and Literature Review
In this chapter, we review the literature and industry advancement relevant to our research,
along with other proposed solutions.
2.1 Background
This section aims to define the basic concepts of our research. We start by covering the
controller that will manage multiple data-planes. Aiming to measure our performance we
will execute the Network Function Performance Analyzer (NFPA) (Csikor, Szalay, Sonkoly
& Toka 2015) and Open Source Network Tester (OSNT) (Antichi, Shahbaz, Geng, Zilberman,
Covington, Bruyere, McKeown, Feamster, Felderman, Blott, Moore & Owezarski 2014), which
converts the tests into statistics of throughput (Gbps) and latency (ηs) of the network perfor-
mance. Finally, the Multi-Architecture Compiler System for Abstract Dataplanes (MACSAD)
converts the P4 program to low-level hardware instructions and the VXLAN program, solving
our proposed use case scenario.
2.1.1 Software Defined Networking (SDN)
In 2008, UC Berkeley and Stanford University proposed (McKeown et al. 2008) to decouple
the network control from the packet forwarding, enabling the control plane to be easily program-
med and allowing the network intelligence to be centralized in SDN controllers. Therefore, this
revolution on the network architecture led to the development of multiple controllers: Beacon,
Floodlight, NOX, POX, Ryu, ONOS and ultimately OpenDaylight.
The SDN controller can be compared to the brain of the network. It acts as the strategic
control point to better manage the flow control of the switches and routers to deploy intelligent
systems. Thus, the controller is similar to the network core; It lies between network devices
at one end and applications at the other end. Any communications between applications and
devices need to pass through the controller (Feamster et al. 2014).
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2.1.2 Programming Protocol-Independent Packet Processors (P4)
Considering the development of OpenFlow (OF) protocol over the past years, few limitations
were found (e.g., most switches have multiple policies and stages of match+action tables, and
limited TCAM space). Furthermore, to include a new header on OF it was necessary to update
its version with retro-compatibility, making the release of new versions too long (Bosshart
et al. 2013). Initially, OF 1.0 started with 12 fields. In 2015, the last version of OF (version
1.5) was released containing more than 40 fields of headers, even the founders of OF recognizes
that one of its main problems is that the interface is getting too heavy.
These limitations led to the necessity of an open source language named as “P4” that enables
the following feature:
1. The packet parser is configurable and not tied to a specific header format;
2. The Match+Action table is able to match on all defined field and support multiple tables;
3. The header fields and meta-data packet-processing is able to use primitives like copy, add,
remove, modify ;
The P4 language is a huge revolution in networks as it gives programmability to the data
plane. A P4 program is composed of five basic components:
• Tables: mechanism to make the packet processing. Inside each table there are fields to
be matched and actions to be executed;
• Actions: P4 allows the construction of actions using simple protocol-independent primi-
tives;
1 ac t i on nop ( ) {
2 }
3
4 ac t i on nhop ( port , dmac) {
5 m o d i f y f i e l d ( standard metadata . e g r e s s po r t , port ) ;
6 m o d i f y f i e l d ( e the rne t . dstAddr , dmac) ;
7 m o d i f y f i e l d ( ipv4 . t t l , ipv4 . t t l − 1) ;
8 }
9
10 t a b l e L3{
11 reads {
12 i nne r i pv4 . dstAddr : lpm ;
13 }





Listing 2.1: An example of a Layer 3 table using Lowest Prefix Match (LPM) to match
the IPv4 destination address with actions forward to next hop or skipping to the next
table.
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• Parser: analyze the packet headers and sequences of the packet;
1 par s e r pa r s e ipv4 {
2 e x t r a c t ( ipv4 ) ;
3 re turn s e l e c t ( l a t e s t . f r a g O f f s e t , l a t e s t . i h l , l a t e s t . p r o to co l ) {
4 IP PROTOCOLS IPHL UDP : parse udp ;
5 d e f a u l t : i n g r e s s ;
6 }
7 }
Listing 2.2: An IPv4 parser extracting the IPv4 field and passing to the next parser
field/control table: UDP or to ingress (first table to match packet fields).
• Control: defines the order of match tables with conditional support (“if” and “else”);
1 c o n t r o l i n g r e s s {
2 i f ( rout ing metadata . r e s == BONE) {
3 apply ( ARPselect ) ;
4 }
5 e l s e i f ( rout ing metadata . r e s == BTWO) {
6 apply (ownMAC) ;
7 apply ( LBse l ec tor ) ;
8 apply ( vxlan ) ;
9 apply (L3) ;
10 apply ( sendout ) ;
11 i f ( rout ing metadata . aux == BTWO) {




Listing 2.3: The packet will first match its fields to the L3 table and then the “sendout”
table.
• Headers: specifies fields widths and order;
1 header type ipv4 t {
2 f i e l d s {
3 ve r s i o n : 4 ;
4 i h l : 4 ;
5 d i f f s e r v : 8 ;
6 tota lLen : 16 ;
7 i d e n t i f i c a t i o n : 16 ;
8 f l a g s : 3 ;
9 f r a g O f f s e t : 13 ;
10 t t l : 8 ;
11 pro to co l : 8 ;
12 hdrChecksum : 16 ;
13 srcAddr : 32 ;




18 header ipv4 t ipv4 ;
Listing 2.4: Each field of an IPv4 header being declared.
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The abstract forwarding model of a P4 program is illustrated in Figure 2.1, it shows how
a P4 program allows to express a packet processing pipeline by programming the parser,
match+action tables, and then deparser. When a packet arrives, its headers are parsed, passed
through the P4 tables and action pipeline before the deparser writes the headers back and sends
the modified packet.
Figure 2.1: The abstract forwarding model. Source: (Patra et al. 2017).
2.1.3 OpenDataPlane (ODP)
The OpenDataPlane (ODP) is an open-source platform that leverage on specific hardware
acceleration to support multiple platforms with high performance through a set of APIs for
networking data plane. The project supports the following architectures (targets): ARMv7,
ARMv8, MIPS64, PowerPC, and x86. In Table 2.1 we expose ODP supported platforms,
including manufacturers own implementations.
Table 2.1: ODP supported platforms.








Intel x86 using DPDK Intel x86
odp-keystone2 Texas Instruments TI Keystone II SoCs ARM Cortex-A-15
linux-qoriq NXP NXP QorIQ SoCs Power & ARMv8
OCTEON Cavium Networks Cavium OcteonTM SoCs MIPS64
THUNDER Cavium Networks Cavium ThunderXTM SoC ARMv8
Kalray Kalray MPPA platform MPPA
odp-hisilicon Hisilicon Hisilicon platform ARMv8
In Figure 2.2 we expose the ODP stack with the work-flow for an ODP application, which is
different from a standard Linux app. An ODP app is linked to one of the ODP implementations
of Table 2.1 and optimized to a specific hardware platform (Server or SoC). Then, the Vendor
Specific Hardware Blocks and Software Development Kit (SDK) is called to finally gets to the
hardware platform. Although this process initially seems complicated, as it has more blocks to
be called, the real difference can be seen because of specific optimized hardware functions that
allow higher throughput.
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Figure 2.2: The ODP architecture. Source: https://www.opendataplane.org
One of the main highlights of ODP is the possibility to improve performance (throughput
and latency) by using specic APIs for the target architecture and the compatibility with Intel
DPDK (Pongracz, Molnar & Kis 2013) and Netmap (Rizzo 2012). The DPDK is a Linux
Foundation project consisting of specific drivers and libraries to allow Intel’s devices to improve
its performance by creating a fast packet processing Dataplane Application (DApp). The DPDK
started on x86 architectures, and it was later expanded to ARM and IBM Power chips. In Figure
2.3 we compare a group of applications with and without DPDK, as can be noted, the DPDK
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Figure 2.3: Comparison of an atchitecture with & without DPDK
2.1.4 Multi-Architecture Compiler System for Abstract Dataplanes
(MACSAD)
The MACSAD is a P4 compiler that focuses on high performance with portability and
flexibility. As shown in Figure 2.4, the MACSAD is composed of three main modules:
• Auxiliary frontend: in simple words, this module is responsible for several Domain
Specific Language (DSL) aggregation. It creates an Intermediate Representation (IR) of
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the P4 program, which is used by the core compiler. In this module, the P4-hlir project
is used to translate P4 programs into a High Level Intermediate Representation (HLIR).
The yellow square on Figure 2.5 represents the conversion of a P4 program to a High-Level
Intermediate Representation (HLIR).
• Auxiliary backend: this module aims to give a standard SDK, using ODP APIs.
Furthermore, it contains developed libraries to allow the connection between P4 and ODP.
• Core compiler: includes the transpiler and compiler modules. It merges the result of
the frontend (the HLIR) and backend (the ODP APIs) to provide the binary which will
be used by the device either by a Virtual Machine (x86), Raspberry Pi (ARM), server
(x86) or an SoC (ARM).
The Transpiler receives the result from the Auxiliary frontend and automatically generates
the Data-path Logic codes. This tool is responsible for the definition of the size, lookup
mechanism, and type of tables that will be created using the target’s resources. The group
of “.c” files generated by the transpiler contains ODP APIs, helper libraries and parts of
the P4 program. Furthermore, using this mechanism, we can take advantage of the “Dead
Code Elimination” feature, simplifying and optimizing the code using dependency graph
of parser logic.
Figure 2.4: The MACSAD architecture (Patra et al. 2017)
The Compiler uses the generated “.c” codes to create the switch for the target; in our
project, we will create a VXLAN router using a P4 program. The red squares in Figure
2.5 expose the conversion of the Core Compiler from an HLIR to C files, and then the
compiler converts it to a binary representation of the MACSAD Switch (MacS). Currently,
MACSAD uses Low Level Virtual Machine (LLVM) and GNU Compiler Collection (GCC)
compiler to guarantee the support of multiple targets.
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Figure 2.5: P4 compilation process (Patra et al. 2017).
2.1.5 Virtual eXtensible Local Area Network (VXLAN)
Considering the deployment of a massive cloud computing and the usage of server virtua-
lization, the network started to have multiple Virtual Machines (VMs) and each one of them
with its Media Access Control (MAC) address. Thus, to ensure the communication with an
enormous amount of VMs it was necessary to update huge MAC address tables. Initially, the
best solution was to divide the network using the multi-tenancy Virtual Local Area Network
(VLAN) protocol. However, this protocol has a limit of only 4,096 VLANs, which can be easily
exceeded by today’s data centers. Thus, to fulfill this scenario with a vast number of Virtual
Machines on an overlay network we need to encapsulate the packet to be sent over a logical
“tunnel”, which is the Virtual eXtensible Local Area Network (VXLAN) (Mahalingam, Dutt,
Duda, Agarwal, Kreeger, Sridhar, Bursell & Wright 2014) protocol, providing scalability with a
capacity to support up to 16 million tenants.
The VXLAN protocol is a data plane encapsulation technique aiming to extend the already
existing VLAN. The VXLAN solution on data-centers is transparent to the final user since it
can only see a regular Internet Protocol (IP) routing flow. In this work, we intend to present
a Data Center Gateway architecture through a VXLAN protocol solution, allowing millions of
different Virtualized Machines in the network to work without independently assigning MAC
address conflicts. Another common problem in large data centers is the overflow problem, where
the switch stop learning new addresses until idle entries age out. This scenario causes flooding
with an unknown destination. Through VXLAN protocol we intend to better address this
problem by taking advantage of the VXLAN Tunnel End Points (VTEPs), dividing the table
load and considerably decreasing the chances of this issue. Furthermore, using VXLAN protocol
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with Bidirectional Protocol Independent Multicast (BIDIR-PIM), we can achieve multicast by
mapping VXLAN VNI and multicast IP groups. Then, the VTEPs can provide Internet Group
Management Protocol (IGMP) membership reports to the upstream switch/router to join/leave
the VXLAN-related IP multicast groups as needed. Lastly, the proposed DCG use case can
easily exceed the 4,096 VLAN limit. Thus, the VXLAN limit of millions of different VXLAN
Network Identifier (VNIs) proves to be a necessity in this architecture. In Figure 3.1 is shown
a packet structured with VXLAN, highlighting some of the most critical bytes of each header
(including the VXLAN).




Hash of the L2/L3/L4 
headers of the original 
frame. Enable entropy for 
ECMP load balancing in 
the network
UDP 4789
Src and Dst addresses 
of the VTEPs 
Alow 16M
Possible Segments
Figure 2.6: The VXLAN header. Adapted from: https://community.fs.com/blog/qinq-vs-vlan-
vs-vxlan.html
2.1.6 Network Function Performance Analyzer (NFPA)
The Network Function Performance Analyzer (NFPA) (Csikor et al. 2015) is a benchmarking
tool that allows users to measure the performance of network functions by combining software
and hardware. Furthermore, the result of these metrics can be compared to other results in the
database. The NFPA follows standardized methodologies based on a specific RFC (Bradner &
McQuaid 1999).
The NFPA frontend is implemented using Python language, and it has a configuration file
to establish the traffic traces and parameters that will be later used. This tool uses Pkt-
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Gen1 (Turull, Sjödin & Olsson 2016), (Robert Olsson 2005) to avoid kernel performance limi-
tations with network card drivers by taking advantage of Intel’s Data Plane Development Kit
(DPDK)2. One of the most exciting features of this analyzer is the ability to generate Gnuplot
graphs3 based on the performance results and compare it with other Network Functions. In
Figure 2.7 we expose the NFPA architecture.
Figure 2.7: The Network Function Performance Analyzer architecture. Source: (Csikor et al.
2015).
2.1.7 Open Source Network Tester (OSNT)
The Open Source Network Tester (OSNT) is an Open Source software for testing network
throughput and latency. The testing tool works on top of the NetFPGA platform. The OSNT
support NetFPGA-10G and NetFPGA-SUME cards, with full line rate through four 10G Ether-
net ports. In this work, we use the NetFPGA-SUME cards donated by the NetFPGA organi-
zation. Using a GPS input, the hardware module controls clock drift and phase coordination
allowing OSNT to adds 64 bits time-stamps for the latency test with minimal overhead.
The traffic generator uses a PCAP file to send packets. The latency is measured as a per-
packet delay time with a high-resolution time-stamp to measure the Device Under Test (DUT).
Lastly, to allow this accuracy, the OSNT time-stamp is located right before the transmission of
the 10GbE MAC module.
2.2 Related work
There has been a recent interest in Domain Specific Languages (DSL) to achieve a fully
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ference on P4 Language, as they both have full compatibility with P414 and P416. The work
in Programming Protocol-Independent Packet Processors (Bosshart et al. 2013) introduces the
P4 language with its central concepts, including headers, parsers, tables, actions, and control
programs. Similarly, packetC (Duncan & Jungck 2009) is a DSL language even more expressive
than P4 by allowing access to packet payloads and also stateful processing by providing syn-
chronization constructs for globally shared memory. However, both compilers have the same
drawback, they are only used as a reference, and they do not achieve line-rate, for most use cases
they can get up to a few Mbps. Protocol-Oblivious Forwarding (Song 2013) share similar goals
of P4, but it uses tuples to treats packet headers, the result is a low-level model that resembles
the Assembly language. However, while this approach has some undeniable advantages to the
compiler side, it does come with the cost of programming packet parsing considerably more
complex.
Using P4 language, PISCES (Shahbaz, Choi, Pfaff, Kim, Feamster, McKeown & Rexford
2016) is a compiler that converts P4 programs into a software switch derived from Open vSwitch
(OVS)6, a hardwired hypervisor compatible switch using C. However, PISCES optimize the code
in a way that can generate the same OVS switch with much shorter code, up to 40 times shorter.
Furthermore, PISCES implementation is protocol independent, supporting new protocols that
can be added as new features.
The work in “DC.p4” (Sivaraman, Kim, Krishnamoorthy, Dixit & Budiu 2015) exposes a
software Data-Center Switch using P4 that can be compared to a single-chip shared-memory
used in many data centers today. Although the article achieves a fully compatible P4 switch
with VXLAN protocol, it does not achieve comparable hardware dependent performance, since
it uses behavioral-model 7. Furthermore, commercial products featuring high-performance swit-
ches with programmable pipeline include Cisco’s Unified Access Dataplane (Diedricks 2015),
Intel’s FlexPipe (Intel R© Ethernet Switch FM6000 Series 2017) and Cavium’s Xpliant (Cavium
/ XPliant R© CNX880xx 2015).
In order to get up to 10Gbps, the work in “Removing Roadblocks from SDN: OpenFlow
Software Switch Performance on Intel DPDK” (Pongracz et al. 2013), analyze the performance
increase of an OpenFlow switch using Intel DPDK. Their software switch supports OpenFlow 1.3
with throughput from 5.26Gbps to 9.60Gbps for packets of 64 and 512 Bytes, respectively. Lago-
pus (Rahimi, Veeraraghavan, Nakajima, Takahashi, Nakajima, Okamoto & Yamanaka 2016) is
another software switch to take advantage of Intel DPDK; it has L2 and L3 functionalities with
OpenFlow support. The authors reported a throughput of up to 9.8Gbps, with a packet size
of 1500B and 100K entry tables. The Project Translator for P4 switches T4P4S8 (Voros 2018)
is another P4 compiler that takes advantage of DPDK to allow high performance to multiple
targets. However, T4P4S uses DPDK as the auxiliary backend, while MACSAD uses DPDK
and ODP, enabling the portability of different architectures easier without loosing performance.
Similarly, we intend to expose results of Gbps through DPDK using a programmable P4 switch
with Load Balance, and VXLAN enabled. Lastly, MACSAD DCG share some of the best fe-
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of OVS and multi-architecture of T4P4S. Through MACSAD we are able to achieve all this
features in a single compiler. In Table 2.2 we present a summary of the main programmable
VXLAN software switches.














































































































































































































































































































































































VXLAN-based Data Center Gateway
Implementation with P4
In this chapter, we will briefly describe the Data Center Gateway architecture and its appli-
cation using P4 language. Lastly, we will perform a load balancing validation experiment.
3.1 Use Case and Architecture
With the proliferation of cloud computing, an increased number of Virtual Machines (VMs)
have been implemented aiming at logical isolation of could applications and tenants. So far, the
Virtual LAN (VLAN) protocol has been ubiquitously used to create smaller broadcast domains
to substantially decrease the complexity of traffic management among physically not collocated
VMs and reduce the cost of broadcast floods. However, due to the limited number of different
VLAN ids (4,096) it supports, it has become obsolete as today’s data centers need to handle
hundreds of thousands of VMs at the same time, and the pace of this increasing numbers
is not about to slow down soon. The battle of the network virtualization mechanisms (e.g.,
NVGRE (Garg & Wang 2015), GENEVE (Sridhar & Wright 2014), STT (Davie & Gross 2016))
is still far from being concluded, and there is no undisputed winner: every vendor tries to push its
solution (e.g., Cisco has VXLAN-capable devices, VMware is behind STT), and every solution
has its advantages and disadvantages (Pepelnjak 2012). For our proposed design, we chose
Virtual eXtensible Local Area Network (VXLAN) (Mahalingam et al. 2014), which supports up
to 16M logical networks, and at the same time, is transparent to the endpoints. Virtual Tunnel
End Point (VTEP) plays an essential role in the implementation of Virtual eXtensible Local
Area Network (VXLAN) with two primary functions: to encapsulate and transport L2 traffic
over L3 network, and decapsulate the packets before sending out to the destination.
As sho shown in Figure 3.1, the DCG use case is based on VXLAN tunnels to interconnect
different hosts over the Internet redundant servers with the same IP address (Server 1 and Server
2 with IP: 8.8.8.1) inside a data center. The VXLAN protocol can serve a multitude of features
in data centers using multi-tenancy with different VNI. Basically, the pipeline architecture of a
DCG can be divided into two steps:
• Inbound (IB): Host (with IP: 213.1.1.1) tries to send a packet to a web service identified
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Figure 3.1: DCG use case representation.
by IP address 8.8.8.1 (see Figure 3.1). When the packet reaches the first ingress router
MacS A (VTEP) of the data center, first a load balancing is carried out (usually based
on the source IP address) to determine the next VTEP. Assume that MacS A decides
to send the packet towards MacS B. MacS A adds outer L2 (destination MAC of MacS
B), L3 headers (destination IP set to 10.0.0.11), UDP header and VXLAN header to the
packet before sending it out. Finally, MacS B, being the second leg of the VXLAN tunnel,
decapsulates the packet and send it to Server 1.
• Outbound (OB): as a response, Server 1 sends a packet towards Host using its original
source IP address as destination IP address. When the packet reaches MacS B, the packet
is encapsulated in a similar way as in the reverse direction, and finally when MacS A
receives the packet it removes the additional VXLAN headers, rewrites the addresses and
send the packet towards Host over the Internet.
Load Balancing. One objective of the DCG is to balance the load of the destination servers
while avoiding packet disorder. Thus, we opt to use a per-flow load-balancing approach, since
per-packet should increase packet disorder (Singh, Chaudhari & Saxena 2012), by using functions
over IPs we can guarantee that the same host in normal conditions will be attended by the
same server. The functions receive the host source IP, calculates the polynomial result and load
balances it by the following function:
LB = poli % N (3.1)
Where:
• LB: a number representing a specific server;
• poli: the result of a polynomial function (either crc-32, checksum, adler, etc);
• N: number of total servers excersing a specified function to be balanced;































































































































Figure 3.2: DCG pipeline architecture implementation using P4.
3.2 Prototype implementation
Considering the DCG use case presented in Figure 3.1, we implemented the corresponding
pipeline in P4 as shown in Figure 3.2. There are three different datapath flows from the parser
until the the deparser. The first two (i and ii) represent packets coming from and going to
the internal network, while the third one (iii) represents the Inbound and Outbound use case
scenarios:
(i) The first (represented by the red “1”) flow occurs when the switch receives an unknown
destination address sent from/to the internal network. Then, an Address Resolution Protocol
(ARP) request is made to the control plane in an attempt to find the correct host;
(ii) The second (represented by the red “2”) flow occurs when the switch recognizes with a
match a packet from/to the internal network, acting as a simple L2 forward switch;
(iii) For the Inbound and Outbound use cases represented, the flow starts with 3 (MacS A on
the Inbound and MacS B on the Outbound), 4 (The internal cloud) and then 5 (MacS B on the
Inbound and MacS A on the Outbound).
Note that if there is no match on any of the cases above, the packet is dropped, and
nothing happens. According to the operation explained above, we generated different VXLAN-
encapsulated traffic traces for IB and OB, respectively. The IB traffic includes packets with
random source MAC addresses and IPs (to enable Receive Side Scaling (RSS) for our multi-core
setup) and the same destination IP set to the server’s IP (8.8.8.1), while the OB has the server’s
IP (8.8.8.1) as source IP address and random destination MAC addresses and IPs (again, for
enabling RSS in our multi-core setting) simulating various replies to different hosts.
In order to enable more sophisticated and scalable processing, and avoid cross-product pro-
blem (Barham, Park, Weatherspoon, Zhou, Chase & Dean 2013) the pipeline consists of multiple
matching tables (Open Networking Foundation May 2015), i.e., each flow table has its purpose
such as ARP and routing. Altogether, the Inbound have a total of nine matching tables, while
the Outbound have eight matching tables. The learning switch table is pre-populated with
source IPs and MAC addresses, and the load balancing feature is implemented by a CRC32
function through the source IP address. The VXLAN encapsulation adds the right headers and
port numbers prior to MAC address re-writing. Furthermore, for all performance tests we are
populating the tables bidirectionally, meaning that the use case being tested contain entries for
both use cases, allowing a more realistic scenario.
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3.3 Use case complexity
Considering the prototype exposed before, we consider the necessity of a complexity table
with parameters that could decrease MACSAD and other compilers performance. Since P4
allows to reprogram the dataplane similar to common languages such as C, Python, and Java
allow multiple solutions to the same goal, we expect the same behavior to P4 language. Thus,
we consider primordial to present a complexity table that compares the use cases to unders-
tand which parameters could decrease the compiler performance. In Table 3.1 we expose the
complexity table applied to IB and OB use cases and divided by topics:
• Parsing: refers to parse the header and its fields. In the next chapter we expose that this
part is specially relevant since the OB packet is considerably heavier than the IB;
• Processing: have information of the tables and the pipeline. E.g.: The number of tables
each use case need to match;
• Packet modification: as the name suggest, the main functions that modify the structure
of the header is considered in this part. While the IB copy some headers (encapsulation
of Ethernet and IPv4) and add others (VXLAN and UDP headers), the OB remove the
headers (Ethernet, IPv4, VXLAN and UDP headers);
• Metadata: is local information shared all over the P4 program. E.g.: the IB use this to
pass the result of the hash function to another table to perform the load balance;
• Action complexity: summarizes the fields and destination expressions modified. Each
function that change a field of the packet can be considered in this parameter. Thus,
on both use cases there is a modification of the destination address, which would be an
example of field writes.
• Lookups: Hash (exact) or Lowest Prefix Match (LPM), this parameter is used on every
table to match it. While some tables have an exact match, like the ine performing the Load
Balance feature, others use LPM, like the table matching the IPv4 destination address.
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Table 3.1: DCG complexity table
Complexity field Inbound Outbound
Parsing # Packet headers 3 7
# Packet fields 17 38
# Branches in parse graph 3 5
Processing # Tables (no dep) 11 11
Depth of pipeline 9 8
Checksum on/off on off
Table size 100 100
State accesses # Write to different register 0 0
# Write to same register 0 0
# Read to different registers 0 0
# Read to same register 0 0
Packet modification # Header adds 4 0
# Header copies 2 0
# Header removes 0 4
Metadata # Metadatas 4 3
Metadata size (bits) 28 12
Action complexity # Field writes 27 9
# Arithmetic expressions 2 1
# Boolean expressions 0 0
# Externs 1 0
Lookups # Hash lookups [key lenght(bits)] 2[48], 2[16], 2[32], 1[24], 1[9] 2[48], 1[16], 2[32], 1[24], 1[9]
# LPM [key length(bits)] 1[32] 1[32]
3.4 Functional Validation
3.4.1 PCAP analysis
In order to validate our P4 model, we have tested it with the P4 reference compiler, the
Behavioral model1. In Figure 3.3 we expose our validation test, we run a script to build two
virtual interfaces (veth0 and veth1) and then we manually populate the tables through a
Command Line Interface (CLI). Then, using Scapy(2) the packets are sent from veth0 to veth1.
Finally, using TCPDUMP we save the input and output as a PCAP file. In Figures 3.4 and 3.5
we expose the input and output of the PCAPs using Wireshark for both Inbound and Outbound
use cases respectively.
3.4.2 Load balancing evaluation
Through ODP functions we made a few tests exposing the performance of our Load Balance
using two different functions: CRC32 and Checksum (16 bits). Thus, we created three PCAPs
files containing 1024 random source IPs each and sent it to MACS to Load Balance it. The
result of the first PCAP can be seen in Figures 3.6 and the other two can be seen at Appendix
E, where the X-axis represents the load balancing metadata used by our DCG P4 program (LB
in Equation 3.1), Y-axis represents the number of IPs received by each server, and the vertical
line in each bar represents its standard deviation. As can be seen, both functions overload some
1Behavioral Model: https://github.com/p4lang/behavioral-model
2Scapy: https://github.com/secdev/scapy






Figure 3.3: use case validation test.
Figure 3.4: Inbound functional evaluation.
Figure 3.5: Outbound functional evaluation.
servers while others are under-loaded, which were not intended, since we wanted to distribute
equally the traffic. Initially, we wanted to evaluate which of both functions would be nearest to
what we considered the optimal distribution, represented in Figures 3.6 as “ Average”, which is







• IP: represents the total of IPs sent (1024 IPs);
• n: number of servers being balanced;
However, by comparing both functions we were not able to state a clear winner, but since we
had similar load balancing performance for both functions and an implemention of checksum by
hardware is a costly solution compared to CRC, we opted to discard the use of checksum on our
DCG P4 program and use CRC32. Furthermore, in Figure 3.6 (a) we observe the difference of
the real distribution versus the optimal distribution is around 10% (n = 4), when we increase it
to 64 servers as exposed in Figure 3.6 (c) we see that this difference in percentage can get more
than 50% in some cases.
(a) Load balance between four servers (n = 4) (b) Load balance between sixteen servers (n = 16)
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3.5 Concluding remarks
In this chapter, we have introduced the DCG architecture which allows a large data center
with vast number of VMs to attend multiple hosts without issues of MAC conflict and flooding.
Furthermore, through P4 language we implented a prototype of these two use scenarios (Inbound
and Outbound). Then, we expose the complexity table, which compares both use cases. In
subsection 3.4.1 the functional validation of the DCG model is presented, where we send a packet
from one interface and check the received packet on the other interface. Finally, in subsection





In this chapter, we aim to stress our P4-based DCG implementations into three main direc-
tions:
• Performance: In this analysis we consider the throughput in terms of Gbps and the
latency in µs;
• Scalability: While a programmable switch with a throughput near the line-rate and
latency of a few µ is one of our main goals; we must test the same P4 program with more
entries, allowing a much more realistic scenario and exposing that the overhead by scaling
through ;
• Multi-architecture: we test the throughput of MACS with two architectures, ARM
and x86, exposing that the compiler and the DCG P4 program can be run and compared
between multiple architectures;
Lastly, we present a novel metric applied to multiple polynomials seeking the best algorithm for
a load balancer.
4.1 Methodology
In this section, we introduce our methodology to analyze the throughput and latency over
three different servers. In Figures 4.1 (a) and (b) we expose our methodologies. First, we start
by measuring the latency and multi-core throughput using OSNT1. The OSNT sends packets in
one interface, MACS process the packets using the match+action model and sends it to another
interface connected to OSNT. In the following text box we present the hardware configuration
of the Device Under Test (DUT) for this experiment:
1OSNT: http://osnt.org
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• Processor: Intel Xeon D-1518 processor four cores with two threads per core running
at 2.20 Ghz.
• Memory: 32GB*2 DDR4 SDRAM
• Operating System: Elementary OS 0.4.1 Loki (Linux kernel 4.13.0-32-generic)
• NIC: dual-port 10G SFP+
• ODP (v1.19.0.0)
• DPDK (v17.08)
Then, we perform our scalability experiment using NFPA. In this scenario, the NFPA sends
packets from one interface using DPDK and receives the result of MacS on the other inter-
face (Bradner & McQuaid 1999). With the testbed configuration, packet loss only occurs when
the DUT becomes a physical bottleneck, and therefore the packet rate received by NFPA is
representative of the raw performance. This test was conducted according to the following
testbed:
• Processor: Intel Xeon E5-2620v2 processor six cores with two threads per core
running at 2.00 GHz.
• Memory: 8GB*4 DDR3 SDRAM
• Operating System: Ubuntu 16 LTS (Kernel 4.4)
• ODP (v1.16.0.0)
• DPDK (v17.08)
Lastly, we analyze the multi-architecture capability of MacS by running it on a Cavium
Thunder X. Once again we use NFPA to analyze the throughput of the following testbed:
• Processor: 48*2 cores ARMv8
• Memory: 16GB*8 DDR4
• Operating System: Ubuntu 18.04 LTS
• odp-hunderx (v1.11.0.0)
• DPDK (v17.08)
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(b) The scalability and multi-
architecture testbed.
Figure 4.1: The testbeds environments.
4.2 Latency measurements
The OSNT time-stamp the packets transmitted and received in 32 bits values each, under
a pre-configured position. Unfortunately, the latency test of OSNT was explicitly made to test
fixed packets size with 64 bits free for the time-stamp to be written, which is a problem for
small packets sizes and use cases that change the position of a header over the packet, since we
add and remove headers on our P4 program, we have faced this issue.
In this work, we present an approach to achieve the latency measurement by taking advantage
of P4 dataplane programmability. We have modified our P4 program to parse the time-stamp
arriving at the MacS. Then, we copy its header to a medatada and remove the packet without
loosing the time-stamp of the OSNT transmission step. Lastly, we add the time-stamp back to
the original position of the packet, allowing OSNT to read the time-stamp and compare with
the received time. Although this approach will not allow us to precisely measure the latency of
our program, since it should add some overhead to our DCG program, we will be able to state
that our P4 program achieves less than the measured latency for each driver and packet size.
4.2.1 Results Discussion
The DCG latency experiments are tested by sequentially sending 55 packets repeated 100
times and IPG set in 100000 to bring a stable conditions to measure the latency experiments.
The OSNT manage the traffic rate by configuring the Inter-Packet Gap (IPG). Our method
follows others work such as (Kawashima, Nakayama & Hayashi 2017) to bring a stable condition
to measure our latency experiments. Since we need to add 16 Bytes for the timestamp, we were
not able to test it with 64 Bytes (Inbound) and 110 Bytes (Outbound). Figure 4.2 represents
a sample of the statistics parameters (99% outliers, median, mean, etc) analyzed in Figures 4.3
and 4.4. As exposed in Figures 4.3 and 4.4 there is a clear relation between the packet size
and the observed latency, where an increase in the first one result to an increase to the last
one. Furthermore, we observed that as expected the latency of socket-mmap is considerably
higher than DPDK, for both use cases we found the socket-mmap has a latency of at least two
4.2. Latency measurements 45
times higher than DPDK. In Figure 4.3 the maximum latency is observed for the Inbound using
DPDK with 10K entries (26µ seconds) and Socket with 100 entries (39µ seconds). In Figure 4.4
the maximum latency is observed for the Inbound using DPDK with 100K entries (10µ seconds)








Figure 4.2: Boxplot for latency representation.
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4.3 Throughput
In this section, we analyze the throughput of our DCG on three different targets: two
Xeon servers based on x86 architecture and Cavium Thunder X using ARMv8. The following
experiments use NFPA and OSNT to analyze the performance based on three aspects:
• The throughput while increasing the number of cores. In this test, we compare the multi-
threading feature of MACS and analyze the cache-misses for each packet I/O and use case.
This test is conducted using OSNT;
• The performance in Gbps of while increasing the entries using NFPA with up to 100k
entries; This test is conducted using NFPA;
• The throughput of an energy efficient server using ARMv8 architecture with up to 96
cores. This experiment is conducted using NFPA;
All throughput measurements were conducted for at least 60 sec (Bradner & McQuaid 1999),
and every data point in our performance measurements is an average value. Confidence intervals
are unnecessary as results are stable and reproducible for all frameworks.
4.3.1 Multi-core
Considering that we are building switches inside servers with multiple cores, it is expected
that more cores will increase the throughput. This experiment was conducted on the same
DUT of section 4.2.1 using the topology of Figure 4.1 (a). Thus, we ran MACSAD from two to
six cores increasing by steps of two. Figure 4.5 expose the results for both: Socket-mmap and
DPDK drivers. As can be seen, there is a boost in performance as the number of physical cores
increases. However, we observe that by increasing the number of threads with more than the
limit of physical cores (by using hyperthreading), the throughput decreases since MacS does not
allow execution units to stay idle during a clock cycle and bus bandwidth limitation (Schöne,
Hackenberg & Molka 2012).
The result in term of throughput (Gbps) is shown in Figure 4.6, where the left-hand side
corresponds to the Inbound use case, while on the right-hand side, the results for the Outbound
use case are depicted in function of increasing packet sizes; note that for the Outbound the 64
bytes were switched by the additional 50 bytes overhead imposed by the VXLAN headers and
6 bytes of data.
There is a clear relation between the packet size and the throughput achieved, this is due to
a restriction on the bus-bar interruption, by increasing this interruption limit (e.g., by adding
Mellanox2 network card), we would achieve similar throughput to all packet sizes, which would
be near the line rate for DPDK and almost 8 Gbps for Linux default drive (Socket-mmap).
Besides the noticeable performance improvement with the increasing number of packet sizes,
we can observe a somewhat counter-intuitive performance difference between the two use cases:
VXLAN encapsulation in the middle of the pipeline for IB sub-case refreshes cache which is
2http://www.mellanox.com/
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Figure 4.5: Throughput with the increase of cores with (256 bytes and 100 entries).



















Figure 4.6: Inbound and Outbound throughput comparison (4 cores and 100 tables entries).
leveraged by tables further down in the pipeline, whereas decapsulation happens at the end
of the pipeline for OB resulting in higher cache miss. Furthermore, the OB packet contains 7
headers to parse, while the the IB has just 3, meaning that MacS need to parse much more
headers and fields on the OB, decreasing the performanc.
Considering the throughputs obtained in Figures 4.7 we seek to take a closer look at what is
stressing the processor. The perf command (de Melo 2010) is a powerful tool that allows users to
count the number of events (e.g., cache-misses and instructions executed). Using perf we evalu-
ate the CPU cycles by using the same DCG P4 program that resulted in Figure 4.7 (100 entries
and 256 bytes). However, to run the perf command is recommended to execute the program
being analyzed with a single-core to exclude problems of complexities of managing multi-core is-
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sues, which we do not intend to analyze in this work. In Figure 4.7 we expose our results for both
use cases (Outbound and Inbound) and packet I/O (DPDK and Socket-mmap) while OSNT is
injecting packets for macsad to forward for a whole minute. In Figure 4.7 (a) we observe that as
expected the“action code press” is the function with more cache-misses (21.54%) for the DPDK
on the Inbound , it encapsulates the packet. Then, the“exact lookup”consumes 13.41% by mat-
ching all tables parameters but lpm. On the other hand, Figure 4.7 (b) expose the same use case
by using Socket-mmap, but with a different diagnosis, the function“action code nhop” is the one
consuming most resources (17.69%), followed by “exact lookup” (16.65%), “action code press”
is the fourth one with much less percentage usage (9.42%). Surprisingly, on the Outbound we
do not see the “pop” action, which removes the headers to be consuming many resources. In
Figure 4.7 (c) we expose that the DPDK have many cache-misses while matching all the tables,
this can be seen by functions: “lpm lookup” (19.97%) and “exact lookup” (12.99%). Lastly, in
Figure 4.7 (d) we present the same results for socket-mmap, “exact lookup” (22.80%) had most
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4.3.2 Scalability
Considering that this DCG program would be responsible for being the gateway between a
data-center and the internet, we expect to have hundreds, thousands or even millions of hosts
connected at the same time. Thus, we understand that it is essential to evaluate the impact of
increasing the entries on the switch.
In this scenario, traffic traces have different numbers (from 100 to 100K) of unique flows,
randomly generated per use case experiment run but consistent across different packet sizes,
limiting the impact of the lookup process and underlying caching system which would depend
on the traffic pattern. We evaluate two different packets I/O drivers.
In Figure 4.8 and 4.9 we expose that there is a small overhead on performance when we
increase the number of entries. As expected, we found an inversely proportional relationship
between the number of entries and the throughput achieved; this is due to memory usage while
matching the lpm.





















Figure 4.8: Impact of FIB sizes in the Throughput for DCG with Socket-mmap (four cores
experiment).





















Figure 4.9: Impact of FIB sizes in the Throughput for DCG with DPDK (four cores experiment).
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4.3.3 Multi-architecture
MACSAD has three main goals, programmability, performance and the support of mul-
tiple architectures. In this section, we explore the last one, until now we have exposed our
VXLAN program running only on x86 servers with different configurations (varying memory,
number of entries and cores). However, since MACSAD leverage on ODP APIs functions, it can
be run on other architectures supported by ODP. In this example, our target is an ARM Ca-
vium ThunderX System. In Figure 4.10 (a) and (b) we expose the performance for the Inbound
use case, the X-axis represents the packet size and the number of cores used to achieve the
throughput. Then, we evaluate the performance from 1 to 94 cores; the line rate was achieved
for packets with more than 1280 bytes with just eight cores. However, by increasing the number
of cores, we were able to achieve 3 Gbps for packets of 64 Bytes. In Figure 4.11 (a) and (b) we
present the performance evaluation for the Outbound, an interesting fact is that different from
the Inbound, from 1 to 16 cores the increases of cores did not alter the throughput. Unfortu-
nately, we did not find a clear explanation of this behavior, and we consider further analysis
necessary. Lastly, we found that the performance on both use cases with 94 cores achieved near
the line rate for packets of 512 bytes.
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4.4 Extended evaluation on load balancing performance
Considering our previous results, we found that both CRC32 and Checksum16 did not equally
distribute the flows between our servers. Thus, we seek to extend our analysis for the behavior
of some of the main polynomials that are not implemented on ODP APIs yet. Since MACSAD
is restricted to ODP APIs, we were not able to execute this test using the compiler. Then,
we made a few Python codes that performs the same Load Balance equation of the primitive
implemented on MACSAD and a heatmap generator of the results. To choose the functions
we to be analyzed, we base some recommended polynoms from an article from the Carnegie
Mellon University of CRC selection for embedded networks (Koopman & Chakravarty 2004)
and the most used polynomials (CRC8, CRC16, CRC32, and CRC32c). The BB-gen (Cesen &
Patra 2018) code we modified to have a python script that generates 1000 “.txt” files for IPv4
and IPv6 addresses, each one containing 1,048,576 random IPs, or 220. Then, in another script








Considering the polynomial input, we apply our formula to measure the best Load Balance
function. Our metric is composed of four equations: Equation 4.1 calculates the expected
distribution, Equation 4.2 the difference of the expected and the real case distribution to the
power of two, Equation 4.3 the Root Mean Square Error (RMSE) and Equation 4.4 normalize
the RMSE found in Equation 4.3 by log2(IP ). We apply the following equations in our search
for the best load balancing algorithm. Lastly, we save the results of each file to generate
statistics that include average, 95 percentile, maximum and minimum for each generated file
considering the Normalized Root Mean Square Error (NRMSE) results. In Figure 4.12 we
illustrate this process. In Figures 4.13 and 4.14 we expose our main results using 95 percentile
methodology (discarding the 5% outliers best results), while on Appendix E we expose the
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Where:
• IP: Total of IPs sent;
• f(x): Is the distribution found by a specific conjunct of polynomial function, total hosts
(Y-axis of Figures 4.13 and 4.14) and servers attending this hosts (X-axis of Figures 4.13
and 4.14)
• f(x)exp : optimal IP distribution per server;
• n: The number of servers being balanced;
• RMSE: Root Mean Square Error;














Figure 4.12: The Load Balancing extended evaluation script.
Considering that NRMSE measures how far the function distribution is from an equal distri-
bution between servers, we compared the results by increasing the number of hosts tested and
servers attending them. In Figures 4.13 we expose our results for IPv4 addresses, while in Figure
4.14 for IPv6. This experiment was conducted 1000 times for each polynomial with random IPs
of up to 1,048,576. In the following Figures we present our analysis using the 95 percentile
methodology. In general, we observe that an increase in the number of servers attending a fixed
number of hosts, decreases the NRMSE, while an increase in the number of hosts with a fixed
number of servers attending it increases NRMSE. Furthermore, we found that the 0xd175 give
us the best result for the worst case, which is two servers with 1,048,576 hosts. Surprisingly, in
most cases, CRC32c expose the best distribution, even better than CRC32, which in general is
considered a more robust polynomial. Processors like AMD and Intel Atom do not have imple-
mented CRC32 by default, which gives CRC32c performance advantage too, since it is cheaper
in terms of computer cycles. In Figure 4.14 we observe similar results, but with a tiny lead to
IPv4, this can be due to the fact that IPv6 is much larger than IPv4 and so it should require a
higher CRC (e.g., CRC64).


















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Conclusion and future work
This work has fulfilled its main objective, the design of a DCG VXLAN architecture im-
plemented using P4 language that can be compiled to multi-architectures and still explore the
best throughput capacity of each device. To address this solution we have: (i) implemented
VXLAN DCG P4 program (ii) added support of new primitives to MACSAD, (iii) created an
SDN controller to manage the packet traffic and table actions (iv) analyzed through a new me-
tric the best polynomial function to perform our Load Balance feature, (v) carried performance
and experimental evaluation of multi-core, scalability, and multi-architecture, and (vi) released
all artifacts as open source.
This thesis describes the challenges we faced to achieve the DCG architecture. There, we
evaluated the performance of use cases using two different packets I/O engines (DPDK and
Socket mmap). Through NFPA and OSNT we were able to transmit different packet sizes
using PCAPs files. Comparing the different packet I/O drivers we can state that as expected
the Linux default driver, or Socket-mmap, is much slower than DPDK.
These experiments expose two open source projects working together to achieve the same ob-
jective: to allow an open source dataplane programmability without compromising the network
performance. ODP enables this goal by spreading a unique set of APIs for the dataplane, while
P4 standardizes a common language to program the dataplane. The results obtained indicate
what may be the next revolution after recent developments into Software Defined Networking
(SDN) and Network Functions Virtualization (NFV), the data-plane programmability.
As future works, we consider a study of the same scenario but using Single Root I/O Vir-
tualization (SR-IOV) in conjunction with MacS would be a nice fit since the DCG introduces
an architecture based on VMs to analyze the latency and throughput. The SR-IOV bypass the
hypervisor and allows its VMs to achieve near-line wire speed and low latency. Furthermore, in
this work we analyzed the load balance distribution of different polynomials. We found that a
more robust polynomial function result in general result in a good distribution. However, we do
not consider the latency impact, it is expected that a more complex function will increase the
latency. Considering the NFV technology, the DCG may be sliced by its network functions in
a way that each P4 slice is managed by a centralized (and standardized) controller which could
update its slices at runtime. Thus, by isolaing its network functions we would be able to run
each one independently.
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Through the results of this thesis, new questions appear, mainly on performance and porta-
bility. We noted that as expected there is a correlation between the number of matches/actions
and the throughput of our program. Whippersnapper (Dang, Wang, Jepsen, Brebner, Kim,
Rexford, Soulé & Weatherspoon 2017) start the discussion of performance impact and comple-
xity of P4 programs. Since P4 programs allow full programmability of the dataplane, different
P4 programs can achieve the same functionality, e.g., a table with two matches can be split
into two tables without compromising the architecture, but it may increase the overhead. An
analysis of the performance impact of the most critical functions is necessary to optimize the
programs further.
We have tested the DCG on two servers, x86 and ARMv8. A future research may evaluate
our test on other platforms, a NetFPGA or a Raspberry Pi. MACSAD still support a minimal
number of primitives, allowing just a few use-cases to be tested. Thus, to have a full program-
mable dataplane network with support to multiple architectures, new primitives still need to be
added. Another approach to be enhanced is the way control plane works on MACSAD, which
by now use a non-standardized controller that needs to be manually written for each use-case.
Furthermore, once a new functionality is added on the dataplane side, the same needs to be
manually described on a simple controller, and then restart both of them. Aiming to solve this
problem, P4 Runtime 1 surge as a silicon and protocol independent approach to auto-generate
APIs and using Yet Another Next Generation (YANG) data-modeling language 2 to allow a
smoother integration of P4 switches to controllers, some examples of applications can be seen




4https://wiki.opendaylight.org/view/P4P lugin : Main
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Turull, D., Sjödin, P. & Olsson, R. (2016). Pktgen: Measuring performance on high speed
networks, Computer Communications 82: 39–48. http://kth.diva-portal.org/smash/
get/diva2:919045/FULLTEXT01.pdf.
Voros, P. (2018). T4P4S : A Target-independent Compiler for Protocol-independent Pac-






• G. P. patra, F. R. Cesen, J. S. Mejia, D. Feferman, C. E. Rothenberg, and G. Pongrácz.
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Appendix B
The DCG P4 code
1 //−−−−−−−−−−header−−−−−−−−−−//
2
3 header type e t h e r n e t t {
4 f i e l d s {
5 dstAddr : 48 ;
6 srcAddr : 48 ;




11 header e t h e r n e t t e the rne t ;
12
13 header type ipv4 t {
14 f i e l d s {
15 ve r s i o n : 4 ;
16 i h l : 4 ;
17 d i f f s e r v : 8 ;
18 tota lLen : 16 ;
19 i d e n t i f i c a t i o n : 16 ;
20 f l a g s : 3 ;
21 f r a g O f f s e t : 13 ;
22 t t l : 8 ;
23 pro to co l : 8 ;
24 hdrChecksum : 16 ;
25 srcAddr : 32 ;




30 header ipv4 t ipv4 ;
31
32 header type udp t {
33 f i e l d s {
34 s r cPort : 16 ;
35 dstPort : 16 ;
36 l eng th : 16 ;
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41 header udp t udp ;
42
43 header type vx lan t {
44 f i e l d s {
45 f l a g s : 8 ;
46 r e s e rved : 24 ;
47 vni : 24 ;




52 header vx lan t vxlan ;
53
54 header type arp t {
55 f i e l d s {
56 htype : 16 ;
57 ptype : 16 ;
58 hlength : 8 ;
59 plength : 8 ;




64 header arp t arp ;
65 header e t h e r n e t t i n n e r e t h e r n e t ;




70 #d e f i n e MAC LEARN RECEIVER 1024
71 #d e f i n e ETHERTYPE IPV4 0x0800
72 #d e f i n e ETHERTYPE ARP 0x0806
73
74 #d e f i n e IP PROTOCOLS IPHL UDP 0x511
75 #d e f i n e IP UDP 0x11
76 #d e f i n e UDP PORT VXLAN 4789
77
78 #d e f i n e BONE 1
79 #d e f i n e BTWO 2
80 #d e f i n e BTHREE 3
81
82 #d e f i n e BIT WIDTH 16
83
84 par s e r s t a r t {
85 re turn p a r s e e t h e r n e t ;
86 }
87
88 par s e r p a r s e e t h e r n e t {
89 e x t r a c t ( e the rne t ) ;
90 re turn s e l e c t ( l a t e s t . etherType ) {
91 ETHERTYPE IPV4 : par s e ipv4 ;
92 ETHERTYPE ARP : parse arp ;





97 par s e r par se arp {
98 e x t r a c t ( arp ) ;
99 re turn i n g r e s s ;
100 }
101
102 par s e r pa r s e ipv4 {
103 e x t r a c t ( ipv4 ) ;
104 re turn s e l e c t ( ipv4 . p ro to co l ) {
105 IP UDP : parse udp ;




110 par s e r parse udp {
111 e x t r a c t ( udp ) ;
112 re turn s e l e c t ( l a t e s t . dstPort ) {
113 UDP PORT VXLAN : parse vx lan ;




118 par s e r par se vx lan {
119 e x t r a c t ( vxlan ) ;
120 re turn p a r s e i n n e r e t h e r n e t ;
121 }
122
123 par s e r p a r s e i n n e r e t h e r n e t {
124 e x t r a c t ( i n n e r e t h e r n e t ) ;
125 re turn s e l e c t ( l a t e s t . etherType ) {
126 ETHERTYPE IPV4 : p a r s e i n n e r i p v 4 ;




131 par s e r p a r s e i n n e r i p v 4 {
132 e x t r a c t ( i nne r i pv4 ) ;





138 ac t i on drop ( ) {
139 drop ( ) ;
140 }
141
142 ac t i on nop ( ) {
143 }
144
145 f i e l d l i s t mac l ea rn d ig e s t {
146 e the rne t . srcAddr ;
147 rout ing metadata . i n g r e s s p o r t ;
148 }
149
150 f i e l d l i s t i n n e r i p v 4 c h e c k s u m l i s t {
151 i nne r i pv4 . v e r s i o n ;
152 i nne r i pv4 . i h l ;
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153 i nne r i pv4 . d i f f s e r v ;
154 i nne r i pv4 . to ta lLen ;
155 i nne r i pv4 . i d e n t i f i c a t i o n ;
156 i nne r i pv4 . f l a g s ;
157 i nne r i pv4 . f r a g O f f s e t ;
158 i nne r i pv4 . t t l ;
159 i nne r i pv4 . p ro to co l ;
160 i nne r i pv4 . srcAddr ;
161 i nne r i pv4 . dstAddr ;
162 }
163
164 ac t i on mac learn ( ) {
165 g e n e r a t e d i g e s t (MAC LEARN RECEIVER, mac l ea rn d ig e s t ) ;
166 }
167
168 t a b l e MAClearn {
169 reads {
170 e the rne t . srcAddr : exact ;
171 }
172 a c t i o n s {
173 mac learn ;
174 nop ;
175 }
176 s i z e : 100 ;
177 }
178
179 header type rout ing metadata t {
180 f i e l d s {
181 r e s : 2 ;
182 aux : 2 ;
183 i n g r e s s p o r t : 8 ;
184 lb hash : 16 ;




189 metadata rout ing metadata t rout ing metadata ;
190
191 ac t i on forward ( port , mac) {
192 m o d i f y f i e l d ( standard metadata . e g r e s s po r t , port ) ;
193 m o d i f y f i e l d ( e the rne t . dstAddr , mac) ;
194 m o d i f y f i e l d ( rout ing metadata . res , BTHREE) ;
195 }
196
197 ac t i on Tcast ( ) {
198 m o d i f y f i e l d ( rout ing metadata . mcast grp , 1) ;
199 m o d i f y f i e l d ( rout ing metadata . res , BONE) ;
200 }
201
202 ac t i on Tmac( ) {
203 m o d i f y f i e l d ( rout ing metadata . res , BTWO) ;
204 }
205
206 t a b l e MACfwd {
207 reads {
208 e the rne t . dstAddr : exact ;
71
209 }







217 s i z e : 100 ;
218 }
219
220 ac t i on arp ( ) {
221 g e n e r a t e d i g e s t (ETHERTYPE ARP, mac l ea rn d ig e s t ) ;
222 m o d i f y f i e l d ( rout ing metadata . res , BONE) ;
223 }
224
225 t a b l e ARPselect {
226 reads {
227 e the rne t . etherType : exact ;
228 }




233 s i z e : 2 ;
234 }
235
236 f i e l d l i s t l o a d b a l a n c e r f i e l d s {
237 ipv4 . srcAddr ;
238 }
239
240 f i e l d l i s t c a l c u l a t i o n load hash {
241 input {
242 l o a d b a l a n c e r f i e l d s ;
243 }
244 a lgor i thm : csum16 ;
245 output width : BIT WIDTH;
246 }
247
248 ac t i on ba lancer ( ) {
249 m o d i f y f i e l d ( rout ing metadata . aux , BONE) ;
250 m o d i f y f i e l d w i t h h a s h b a s e d o f f s e t ( rout ing metadata . lb hash , 0 , load hash , 2) ;
251 }
252
253 ac t i on pop ( ) {
254 m o d i f y f i e l d ( rout ing metadata . aux , BTWO) ;
255 }
256
257 ac t i on jump ( ) {
258 m o d i f y f i e l d ( rout ing metadata . aux , BTHREE) ;
259 }
260
261 t a b l e LBse l ec tor {
262 reads {
263 ipv4 . dstAddr : exact ;
264 }
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265 a c t i o n s {
266 jump ;
267 pop ;
268 ba lancer ;
269 nop ;
270 }
271 s i z e : 100 ;
272 }
273
274 ac t i on pop vxlan ( mac dst , mac src ) {
275 m o d i f y f i e l d ( i n n e r e t h e r n e t . dstAddr , mac dst ) ;
276 m o d i f y f i e l d ( i n n e r e t h e r n e t . srcAddr , mac src ) ;
277 remove header ( e the rne t ) ;
278 remove header ( ipv4 ) ;
279 remove header ( vxlan ) ;
280 remove header ( udp ) ;
281 }
282
283 t a b l e vpop{
284 reads {
285 i nne r i pv4 . dstAddr : exact ;
286 }
287 a c t i o n s {
288 pop vxlan ;
289 nop ;
290 }
291 s i z e : 100 ;
292 }
293
294 ac t i on pr e s s ( vnid , srcAddr ) {
295
296 add header ( vxlan ) ;
297 add header ( udp ) ;
298 add header ( i nne r i pv4 ) ;
299 copy header ( inner ipv4 , ipv4 ) ;
300 add header ( i n n e r e t h e r n e t ) ;
301 copy header ( inne r e the rne t , e the rne t ) ;
302 m o d i f y f i e l d ( i nne r i pv4 . srcAddr , srcAddr ) ;
303 m o d i f y f i e l d ( i nne r i pv4 . protoco l , 0x11 ) ;
304 m o d i f y f i e l d ( i nne r i pv4 . t t l , 64) ;
305 m o d i f y f i e l d ( i nne r i pv4 . ver s ion , 0x4 ) ;
306 m o d i f y f i e l d ( i nne r i pv4 . i h l , 0x5 ) ;
307 m o d i f y f i e l d ( i nne r i pv4 . i d e n t i f i c a t i o n , 1) ;
308 m o d i f y f i e l d ( i n n e r e t h e r n e t . etherType , ETHERTYPE IPV4) ;
309 m o d i f y f i e l d ( udp . dstPort , UDP PORT VXLAN) ;
310 m o d i f y f i e l d ( udp . srcPort , UDP PORT VXLAN) ;
311 m o d i f y f i e l d ( udp . checksum , 0) ;
312 m o d i f y f i e l d ( udp . l ength , 140) ;
313 m o d i f y f i e l d ( i nne r i pv4 . tota lLen , 160) ;
314 m o d i f y f i e l d ( vxlan . f l a g s , 0x8 ) ;
315 m o d i f y f i e l d ( vxlan . reserved , 0) ;
316 m o d i f y f i e l d ( vxlan . vni , vnid ) ;





321 t a b l e LB{
322 reads {
323 ipv4 . srcAddr : exact ;
324 }
325 a c t i o n s {
326 pre s s ;
327 nop ;
328 }
329 s i z e : 1 0 0 ;
330 }
331
332 ac t i on nhop ipv4 ( nhop ipv4 , dmac , macS) {
333 m o d i f y f i e l d ( i nne r i pv4 . dstAddr , nhop ipv4 ) ;
334 m o d i f y f i e l d ( e the rne t . dstAddr , dmac) ;
335 m o d i f y f i e l d ( i n n e r e t h e r n e t . dstAddr , macS) ;
336 }
337
338 t a b l e LBipv4 {
339 reads {
340 rout ing metadata . lb hash : exact ;
341 }
342 a c t i o n s {
343 nhop ipv4 ;
344 nop ;
345 }
346 s i z e : 1 0 0 ;
347 }
348
349 ac t i on nhop ( port ) {
350 m o d i f y f i e l d ( standard metadata . e g r e s s po r t , port ) ;
351 m o d i f y f i e l d ( i nne r i pv4 . t t l , ipv4 . t t l − 1) ;
352 }
353
354 t a b l e vxlan {
355 reads {
356 vxlan . vni : exact ;
357 }





363 t a b l e L3{
364 reads {
365 i nne r i pv4 . dstAddr : lpm ;
366 }




371 s i z e : 1 0 0 ;
372 }
373
374 ac t i on r ewr i t e s r c mac ( smac ) {
375 m o d i f y f i e l d ( i n n e r e t h e r n e t . srcAddr , smac ) ;
376 }
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377
378 t a b l e sendout {
379 reads {
380 standard metadata . e g r e s s p o r t : exact ;
381 }
382 a c t i o n s {
383 nop ;
384 r ewr i t e s r c mac ;
385 }





391 c o n t r o l i n g r e s s {
392 apply (MAClearn) ;
393 apply (MACfwd) ;
394 i f ( rout ing metadata . r e s == BTWO) {
395 apply ( ARPselect ) ;
396 i f ( rout ing metadata . r e s == BTWO) {
397 apply ( LBse l ec tor ) ;
398
399 i f ( rout ing metadata . aux == BONE) {
400 apply (LB) ;
401 apply ( LBipv4 ) ;
402 }
403 apply ( vxlan ) ;
404 apply (L3) ;
405 apply ( sendout ) ;
406 i f ( rout ing metadata . aux == BTWO) {






413 c o n t r o l e g r e s s {
414 }




This appendix present graphs of the parser representation and the tables dependencies of
the VXLAN P4 program.
Figure C.1: The P4 parser representation of the VXLAN program.
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Figure C.2: The P4 tables dependencies representation of the VXLAN program.
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Appendix D
The Load Balancing test code
Bellow we present our code to analyze the distribution of Load Balancing functions. The
test is composed of three steps:
1. Modify the code from BB-gen to generate random IPs.
2. Test each group of IP through our RMSE error methodology seeking the algorithm with
the best distribution. Since we are working with a large number of IPs we included the
multithreading feature to speed up the process.
3. Compile the results into heatmaps graphs.
1 import os
2 import random




7 import thread ing
8
9 par s e r = argparse . ArgumentParser ( d e s c r i p t i o n=’ IPv4 PCAP genera to r . ’ )
10 args = par s e r . pa r s e a r g s ( )
11 rep = args .num
12 de f generate ( s ta r t , rep ) :
13 r = [ ]
14 i = 0
15 f o r z in range ( s ta r t , rep ) :
16 f o r i in range (1 ,254) :
17 r . append ( i )
18 s h u f f l e ( r )
19 f o r m in range (1048576) :
20 l = 0
21 i p c = ””
22 f o r i in range (4 ) :
23 i f l == 1 :
24 i p c = i p c + ” . ” + s t r ( r [ 0 ] )
25 l = 0
26 e l s e :
27 i p c = i p c + s t r ( r [ 0 ] )
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28 l = l + 1
29
30 s h u f f l e ( r )
31 os . system ( ”echo ” + s t r ( i p c ) + ” >> . / ipv4 / i p ” + s t r ( z ) + ”
. txt ”)
32 r = [ ]




37 thread1 = thread ing . Thread ( t a r g e t=generate , args =(0 , rep , ) )
38 t ry :
39 thread1 . s t a r t ( )
Listing D.1: The IP generation code.
1 import CRCmod. pr ede f i ned
2 import csv
3 import z l i b
4 import matp lo t l i b
5 import ha sh l i b
6 matp lo t l i b . use ( ’Agg ’ )
7 import matp lo t l i b . pyplot as p l t





13 import thread ing
14 f i r s t=sys . argv [ 1 ]
15 second=sys . argv [ 2 ]
16 hos t s = [ 2 , 4 , 8 , 16 , 32 , 64 , 128 , 256 , 512 , 1024 , 2048 , 4096 , 8192 , 16384 ,
32768 , 65536 , 131072 , 262144 , 524288]
17
18 de f get hash ( j , f i r s t , second ) :
19 s = ( i n t ( second ) , i n t ( l en ( hos t s ) ) )
20 matrix = np . z e ro s ( s )
21 f o r k in range ( i n t ( f i r s t ) , i n t ( second ) ) :
22 with open ( ’ . / i p s / i p ’ + s t r ( k ) + ’ . txt ’ , ’ r ’ ) as fd :
23 x = 0
24 cont = 0
25 CRC32 = [ ]
26 f o r row in fd :
27 cont = cont + 1
28 i f cont > 524288:
29 break
30 p = z l i b .CRC32( row ) & 0 x f f f f f f f f
31 q = i n t (p) % j
32 CRC32 . append ( q )
33 i f cont == i n t ( hos t s [ x ] ) :
34 i f cont < j :
35 cont inue
36 i = hos t s [ x ]
37 r e s u l t = np . bincount (CRC32)
38 avg = i / j
39 h i t = abs ( r e s u l t − avg )
40 eqm = 0
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41 f o r m in h i t :
42 eqm = m∗∗2+eqm
43 eqm = eqm/ f l o a t ( j )
44 l i s t a [ hos t s . index ( i ) , s e r v e r s . index ( j ) ] =
round ( ( ( math . s q r t (eqm) ) /math . l og ( i , 2 ) ) , 2 )
45 i f x < i n t ( l en ( hos t s ) )−1:
46 x = x + 1
47 e l s e :
48 break
49
50 thread1 = thread ing . Thread ( t a r g e t=get hash , args =(2 , f i r s t , second , ) )
51 thread2 = thread ing . Thread ( t a r g e t=get hash , args =(4 , f i r s t , second , ) )
52 thread3 = thread ing . Thread ( t a r g e t=get hash , args =(8 , f i r s t , second , ) )
53 thread4 = thread ing . Thread ( t a r g e t=get hash , args =(16 , f i r s t , second , ) )
54 thread5 = thread ing . Thread ( t a r g e t=get hash , args =(32 , f i r s t , second , ) )
55 thread6 = thread ing . Thread ( t a r g e t=get hash , args =(64 , f i r s t , second , ) )
56 thread7 = thread ing . Thread ( t a r g e t=get hash , args =(128 , f i r s t , second , ) )
57 thread8 = thread ing . Thread ( t a r g e t=get hash , args =(256 , f i r s t , second , ) )
58
59 thread1 . s t a r t ( )
60 time . s l e e p (120)
61 thread2 . s t a r t ( )
62 time . s l e e p (120)
63 thread3 . s t a r t ( )
64 time . s l e e p (120)
65 thread4 . s t a r t ( )
66 time . s l e e p (120)
67 thread5 . s t a r t ( )
68 time . s l e e p (120)
69 thread6 . s t a r t ( )
70 time . s l e e p (120)
71 thread7 . s t a r t ( )
72 time . s l e e p (120)
73 thread8 . s t a r t ( )
Listing D.2: The RMSE error code.
1 import csv
2 import matp lo t l i b
3 matp lo t l i b . use ( ’Agg ’ )
4 import matp lo t l i b . pyplot as p l t
5 import numpy as np
6 import math
7 import time
8 l i s t a = [ ]
9 hos t s = [ ”2 ” , ”4 ” , ”8 ” , ”16 ” , ”32 ” , ”64 ” , ”128 ” , ”256 ” , ”512 ” , ”1024 ” , ”2048 ” , ”
4096 ” , ”8192 ” , ”16384 ” , ”32768 ” , ”65536 ” , ”131072 ” , ”262144 ” , ”524288 ” ]
10 s e r v e r s = [ ”2 ” , ”4 ” , ”8 ” ,
11 ”16 ” , ”32 ” , ”64 ” , ”128 ” , ”256 ” ]
12 perc = np . z e ro s ( ( l en ( hos t s ) , l en ( s e r v e r s ) ) )
13 maximo = np . z e ro s ( ( l en ( hos t s ) , l en ( s e r v e r s ) ) )
14 minimo = np . z e ro s ( ( l en ( hos t s ) , l en ( s e r v e r s ) ) )
15 avg = np . z e ro s ( ( l en ( hos t s ) , l en ( s e r v e r s ) ) )
16 f o r i in range ( l en ( hos t s ) ) :
17 f o r j in range ( l en ( s e r v e r s ) ) :
18 pr in t ” s e r v e r s = ” + s t r ( s e r v e r s [ j ] )
19 pr in t ”hos t s = ” + s t r ( hos t s [ i ] )
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20 i f i n t ( s e r v e r s [ j ] ) > i n t ( hos t s [ i ] ) :
21 perc [ i , j ] = np . nan
22 maximo [ i , j ] = np . nan
23 minimo [ i , j ] = np . nan
24 avg [ i , j ] = np . nan
25 cont inue
26 c s v F i l e = csv . r eader ( open ( ” . / l i s t a i p v 4 / l i s t a [ ” + s t r ( i ) + ” , ” +
s t r ( j ) + ” ] . txt ” , ”rb ”) )
27 pr in t ” . / l i s t a / l i s t a [ ” + s t r ( i ) + ” , ” + s t r ( j ) + ” ] . txt ”
28 f o r row in c s v F i l e :
29 l i s t a . append ( f l o a t ( row [ 0 ] ) )
30 t o t a l = 0
31 p e r c e n t i l e = np . array ( l i s t a )
32 perc [ i , j ] = round (np . p e r c e n t i l e ( p e r c e n t i l e , 95) ,2 )
33 maximo [ i , j ] = max( l i s t a )
34 minimo [ i , j ] = min ( l i s t a )
35 f o r k in range ( l en ( l i s t a ) ) :
36 t o t a l = t o t a l + l i s t a [ k ]
37 avg [ i , j ] = round ( t o t a l / l en ( l i s t a ) ,2 )
38 l i s t a = [ ]
39 harves t = avg
40
41
42 harves t . astype ( i n t )
43 pr in t harves t
44 f i g , ax = p l t . subp lo t s ( f i g s i z e =(10 ,10) )
45 im = ax . imshow ( harves t )
46
47 ax . s e t x t i c k s (np . arange ( l en ( s e r v e r s ) ) )
48 ax . s e t y t i c k s (np . arange ( l en ( hos t s ) ) )
49
50 ax . s e t x t i c k l a b e l s ( s e r v e r s )
51 ax . s e t y t i c k l a b e l s ( hos t s )
52
53
54 p l t . s e tp ( ax . g e t x t i c k l a b e l s ( ) , r o t a t i o n =45, ha=”r i g h t ” ,
55 rotat ion mode=”anchor ”)
56
57
58 f o r i in range ( l en ( hos t s ) ) :
59 f o r j in range ( l en ( s e r v e r s ) ) :
60 t ex t = ax . t ext ( j , i , harves t [ i , j ] ,
61 ha=”cente r ” , va=”cente r ” , c o l o r=”w”)
62
63 ax . s e t t i t l e ( ”Average o f Mean Square Error o f Number o f s e r v e r s vs number o f IPs ”
)
64 f i g . t i g h t l a y o u t ( )
65 p l t . show ( )
66 p l t . s a v e f i g ( ” . / gyn/ ipv4 /avg . png ”)
67
68 f i g . c l f ( )
69 harves t = maximo
70 harves t . astype ( i n t )
71 pr in t harves t
72 f i g , ax = p l t . subp lo t s ( f i g s i z e =(10 ,10) )
73 im = ax . imshow ( harves t )
81
74
75 ax . s e t x t i c k s (np . arange ( l en ( s e r v e r s ) ) )
76 ax . s e t y t i c k s (np . arange ( l en ( hos t s ) ) )
77
78 ax . s e t x t i c k l a b e l s ( s e r v e r s )
79 ax . s e t y t i c k l a b e l s ( hos t s )
80
81 p l t . s e tp ( ax . g e t x t i c k l a b e l s ( ) , r o t a t i o n =45, ha=”r i g h t ” ,
82 rotat ion mode=”anchor ”)
83
84 f o r i in range ( l en ( hos t s ) ) :
85 f o r j in range ( l en ( s e r v e r s ) ) :
86 t ex t = ax . t ext ( j , i , harves t [ i , j ] ,
87 ha=”cente r ” , va=”cente r ” , c o l o r=”w”)
88
89 ax . s e t t i t l e ( ”Max o f Mean Square Error o f Number o f s e r v e r s vs number o f IPs ”)
90 f i g . t i g h t l a y o u t ( )
91 p l t . show ( )
92 p l t . s a v e f i g ( ” . / gyn/ ipv4 /max . png ”)
93
94 f i g . c l f ( )
95 harves t = minimo
96 harves t . astype ( i n t )
97 pr in t harves t
98 f i g , ax = p l t . subp lo t s ( f i g s i z e =(10 ,10) )
99 im = ax . imshow ( harves t )
100
101 ax . s e t x t i c k s (np . arange ( l en ( s e r v e r s ) ) )
102 ax . s e t y t i c k s (np . arange ( l en ( hos t s ) ) )
103
104 ax . s e t x t i c k l a b e l s ( s e r v e r s )
105 ax . s e t y t i c k l a b e l s ( hos t s )
106
107 p l t . s e tp ( ax . g e t x t i c k l a b e l s ( ) , r o t a t i o n =45, ha=”r i g h t ” ,
108 rotat ion mode=”anchor ”)
109
110 f o r i in range ( l en ( hos t s ) ) :
111 f o r j in range ( l en ( s e r v e r s ) ) :
112 t ex t = ax . t ext ( j , i , harves t [ i , j ] ,
113 ha=”cente r ” , va=”cente r ” , c o l o r=”w”)
114
115 ax . s e t t i t l e ( ”Min o f Mean Square Error o f Number o f s e r v e r s vs number o f IPs ”)
116 f i g . t i g h t l a y o u t ( )
117 p l t . show ( )
118 p l t . s a v e f i g ( ” . / gyn/ ipv4 /min . png ”)
119
120 f i g . c l f ( )
121 harves t = perc
122 harves t . astype ( i n t )
123 pr in t harves t
124 f i g , ax = p l t . subp lo t s ( f i g s i z e =(10 ,10) )
125 im = ax . imshow ( harves t )
126 ax . s e t x t i c k s (np . arange ( l en ( s e r v e r s ) ) )
127 ax . s e t y t i c k s (np . arange ( l en ( hos t s ) ) )
128 ax . s e t x t i c k l a b e l s ( s e r v e r s )
129 ax . s e t y t i c k l a b e l s ( hos t s )
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130
131 p l t . s e tp ( ax . g e t x t i c k l a b e l s ( ) , r o t a t i o n =45, ha=”r i g h t ” ,
132 rotat ion mode=”anchor ”)
133
134 f o r i in range ( l en ( hos t s ) ) :
135 f o r j in range ( l en ( s e r v e r s ) ) :
136 t ex t = ax . t ext ( j , i , harves t [ i , j ] ,
137 ha=”cente r ” , va=”cente r ” , c o l o r=”w”)
138
139 ax . s e t t i t l e ( ”95 p e r c e n t i l e o f Mean Square Error o f Number o f s e r v e r s vs number
o f IPs ”)
140 f i g . t i g h t l a y o u t ( )
141 p l t . show ( )
142 p l t . s a v e f i g ( ” . / gyn/ ipv4 / perc . png ”)




In this Appendix we present our analysis of the Load Balancing feature through multiples
polynomials.
E.1 Functional evaluation
In this section we present the comparison of CRC32 with Checksum considering two others
PCAPs of 1024 entries.
(a) Load balance between four servers (b) Load balance between sixteen servers
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(c) Load balance between sixty-four servers
Figure E.1: Scenario 2 PCAP files Load Balanced.
E.1. Functional evaluation 85
(a) Load balance between four servers (b) Load balance between sixteen servers
(c) Load balance between sixty-four servers
Figure E.2: Scenario 3 PCAP files Load Balanced.
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E.2 Automated LB analysis
In this chapter we present others measures on our Load Balancing functions analysis. We
have considered three additional parameters for the error measure, they are: the average, the
maximum the minimum of each square in the heatmap.
E.2.1 IPv4
In this section we expose the main polynomials tested on IPv4 addresses.




























1.0 nan nan nan nan nan nan nan
1.0 0.61 nan nan nan nan nan nan
1.0 0.62 0.42 nan nan nan nan nan
1.0 0.68 0.47 0.31 nan nan nan nan
1.0 0.81 0.53 0.35 0.24 nan nan nan
1.33 0.94 0.63 0.41 0.28 0.19 nan nan
1.57 1.18 0.77 0.5 0.34 0.23 0.16 nan
2.0 1.42 0.95 0.63 0.42 0.28 0.19 0.13
2.44 1.8 1.2 0.8 0.52 0.35 0.24 0.17
3.1 2.27 1.53 1.01 0.67 0.45 0.31 0.21
4.0 2.97 1.97 1.28 0.87 0.58 0.4 0.28
5.25 3.98 2.6 1.69 1.14 0.76 0.52 0.36
6.77 5.7 3.56 2.25 1.5 1.0 0.68 0.47
9.0 8.22 4.95 3.11 2.0 1.32 0.89 0.61
11.47 12.06 7.05 4.43 2.74 1.79 1.2 0.82
15.69 19.5 10.65 6.54 3.91 2.48 1.62 1.1
20.06 31.46 16.98 10.1 5.77 3.56 2.26 1.49
29.23 54.75 28.37 16.74 9.19 5.36 3.25 2.08
38.32 97.26 49.57 28.52 15.09 8.46 4.92 3.0
54.97175.0888.59 50.74 26.31 14.17 7.8 4.54
(a) CRC-16




























1.0 nan nan nan nan nan nan nan
1.0 0.61 nan nan nan nan nan nan
1.0 0.62 0.42 nan nan nan nan nan
1.0 0.68 0.47 0.31 nan nan nan nan
1.01 0.76 0.52 0.35 0.23 nan nan nan
1.33 0.92 0.62 0.41 0.28 0.19 nan nan
1.57 1.11 0.75 0.5 0.34 0.23 0.16 nan
1.88 1.4 0.93 0.64 0.42 0.28 0.19 0.13
2.44 1.77 1.2 0.8 0.53 0.36 0.24 0.17
3.1 2.29 1.48 1.0 0.67 0.45 0.31 0.21
4.18 2.95 1.96 1.29 0.87 0.58 0.4 0.27
5.33 3.83 2.49 1.68 1.11 0.76 0.52 0.36
6.77 5.02 3.33 2.16 1.47 0.99 0.67 0.46
9.01 6.54 4.41 2.87 1.91 1.3 0.88 0.61
11.47 8.65 5.72 3.88 2.54 1.72 1.18 0.81
15.25 11.2 7.5 5.05 3.39 2.29 1.56 1.07
20.24 14.56 9.89 6.7 4.5 3.04 2.06 1.43
27.0 19.11 13.35 9.07 6.05 4.02 2.76 1.9
37.23 26.9 18.07 11.98 8.03 5.43 3.71 2.55
48.9 35.3 24.07 15.93 10.73 7.3 4.99 3.44
(b) CRC-32
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1.0 nan nan nan nan nan nan nan
1.0 0.61 nan nan nan nan nan nan
1.0 0.62 0.41 nan nan nan nan nan
1.0 0.68 0.45 0.31 nan nan nan nan
1.2 0.79 0.51 0.35 0.23 nan nan nan
1.18 0.92 0.62 0.42 0.28 0.19 nan nan
1.57 1.11 0.76 0.5 0.34 0.23 0.16 nan
1.88 1.4 0.95 0.63 0.42 0.28 0.19 0.13
2.44 1.79 1.21 0.8 0.53 0.36 0.24 0.17
3.2 2.23 1.48 1.0 0.67 0.45 0.31 0.21
4.09 2.81 1.91 1.29 0.86 0.58 0.39 0.27
5.17 3.71 2.47 1.66 1.12 0.76 0.52 0.36
6.31 4.83 3.26 2.16 1.45 0.99 0.67 0.47
8.93 6.45 4.33 2.84 1.9 1.3 0.89 0.62
11.53 8.25 5.75 3.76 2.56 1.73 1.18 0.81
15.69 11.2 7.44 4.94 3.36 2.29 1.56 1.07
21.25 15.0 9.9 6.54 4.44 3.03 2.07 1.43
29.22 20.64 13.48 8.82 5.94 4.05 2.75 1.9
39.4 27.86 17.72 11.85 7.85 5.36 3.7 2.54
52.75 35.77 23.77 15.96 10.75 7.29 4.99 3.43
(a) 0x8d95




























1.0 nan nan nan nan nan nan nan
1.0 0.61 nan nan nan nan nan nan
1.0 0.62 0.42 nan nan nan nan nan
1.0 0.68 0.47 0.31 nan nan nan nan
1.0 0.79 0.54 0.35 0.23 nan nan nan
1.33 0.94 0.62 0.41 0.28 0.19 nan nan
1.58 1.13 0.75 0.5 0.33 0.23 0.16 nan
1.88 1.35 0.94 0.63 0.42 0.28 0.2 0.13
2.44 1.74 1.19 0.78 0.52 0.36 0.24 0.17
3.2 2.25 1.51 1.0 0.67 0.45 0.31 0.21
4.0 2.88 1.91 1.27 0.86 0.59 0.4 0.27
5.17 3.76 2.49 1.65 1.11 0.75 0.52 0.36
6.54 4.78 3.29 2.17 1.46 0.98 0.67 0.46
9.07 6.42 4.27 2.86 1.94 1.3 0.89 0.61
11.87 8.36 5.59 3.72 2.54 1.71 1.17 0.81
15.31 10.99 7.54 4.97 3.35 2.27 1.54 1.07
19.88 14.42 9.88 6.65 4.48 3.03 2.06 1.42
26.51 20.19 13.3 8.91 5.96 4.04 2.74 1.9
37.11 26.37 17.57 12.03 8.03 5.43 3.68 2.54
51.06 36.07 24.17 16.32 10.78 7.28 4.97 3.42
(b) 0x973afb51
Figure E.2: IPv4 95 percentile of Mean Square Error for different polynomials
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.06 nan nan nan nan
0.0 0.0 0.1 0.14 0.13 nan nan nan
0.0 0.0 0.17 0.16 0.14 0.12 nan nan
0.0 0.0 0.17 0.17 0.17 0.15 0.11 nan
0.0 0.09 0.22 0.25 0.21 0.18 0.14 0.11
0.0 0.08 0.24 0.27 0.25 0.21 0.16 0.13
0.0 0.0 0.29 0.35 0.32 0.27 0.23 0.17
0.0 0.06 0.36 0.43 0.43 0.39 0.3 0.22
0.0 0.21 0.46 0.59 0.61 0.47 0.38 0.29
0.0 0.26 0.63 0.8 0.75 0.63 0.49 0.38
0.0 0.26 0.69 1.13 0.87 0.82 0.62 0.5
0.0 0.29 1.1 1.35 1.36 1.12 0.86 0.65
0.0 0.6 1.18 1.6 1.67 1.25 1.14 0.86
0.06 1.11 2.21 2.76 2.22 1.95 1.51 1.17
0.0 1.56 2.15 2.6 2.77 2.56 2.0 1.56
0.0 1.31 4.2 4.55 3.71 3.49 2.69 2.09
0.05 2.12 5.94 6.36 5.29 4.58 3.66 2.76
(a) Minimum of 0x8d95




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.62 nan nan nan nan nan
1.5 0.98 0.6 0.38 nan nan nan nan
1.8 1.17 0.72 0.45 0.3 nan nan nan
2.0 1.39 0.87 0.53 0.34 0.24 nan nan
3.0 1.7 1.04 0.68 0.43 0.26 0.17 nan
3.75 2.16 1.3 0.74 0.5 0.34 0.22 0.15
4.33 2.67 1.56 0.99 0.64 0.4 0.27 0.18
5.8 3.65 1.95 1.18 0.78 0.5 0.34 0.24
8.0 4.75 2.47 1.54 0.97 0.65 0.43 0.3
8.75 5.31 3.53 2.09 1.33 0.84 0.56 0.37
13.08 6.99 4.45 2.56 1.77 1.11 0.72 0.51
15.36 10.14 5.81 3.83 2.44 1.48 0.98 0.66
20.4 11.42 7.02 4.49 2.9 1.95 1.24 0.86
22.69 16.13 9.72 6.04 3.85 2.57 1.65 1.16
30.88 21.32 12.95 8.17 5.26 3.4 2.29 1.52
51.56 29.45 17.58 10.84 7.16 4.58 3.03 2.03
62.42 37.89 23.03 15.46 9.84 6.47 3.95 2.68
86.1 52.23 31.64 20.11 13.01 8.47 5.36 3.65
(b) Maximum of 0x8d95




























0.42 nan nan nan nan nan nan nan
0.37 0.37 nan nan nan nan nan nan
0.37 0.37 0.29 nan nan nan nan nan
0.41 0.41 0.32 0.24 nan nan nan nan
0.45 0.45 0.36 0.27 0.19 nan nan nan
0.53 0.53 0.43 0.32 0.23 0.16 nan nan
0.64 0.64 0.52 0.38 0.28 0.2 0.14 nan
0.81 0.8 0.65 0.48 0.35 0.25 0.18 0.12
1.01 0.99 0.81 0.6 0.44 0.31 0.22 0.16
1.31 1.28 1.02 0.77 0.55 0.4 0.28 0.2
1.63 1.64 1.3 0.98 0.71 0.51 0.36 0.26
2.13 2.13 1.7 1.27 0.92 0.66 0.47 0.33
2.75 2.77 2.23 1.66 1.21 0.86 0.61 0.43
3.61 3.65 2.92 2.17 1.59 1.13 0.8 0.57
4.81 4.83 3.83 2.85 2.08 1.49 1.06 0.75
6.26 6.41 5.08 3.8 2.76 1.97 1.4 0.99
8.15 8.47 6.72 5.04 3.65 2.63 1.87 1.32
11.11 11.16 9.0 6.74 4.89 3.51 2.49 1.77
15.04 14.93 12.17 9.07 6.58 4.72 3.35 2.37
21.18 20.8 16.53 12.2 8.83 6.33 4.5 3.19
(c) Average of 0x8d95
Figure E.3: IPv4 0x8d95 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.13 nan nan nan nan
0.0 0.0 0.1 0.12 0.13 nan nan nan
0.0 0.0 0.12 0.17 0.15 0.13 nan nan
0.0 0.0 0.19 0.2 0.16 0.14 0.11 nan
0.0 0.09 0.22 0.21 0.2 0.19 0.15 0.11
0.0 0.11 0.24 0.28 0.28 0.24 0.18 0.13
0.0 0.17 0.37 0.37 0.35 0.28 0.22 0.17
0.0 0.11 0.29 0.38 0.43 0.37 0.3 0.22
0.0 0.29 0.52 0.59 0.61 0.49 0.39 0.28
0.0 0.21 0.71 0.84 0.77 0.62 0.49 0.38
0.0 0.36 0.98 0.99 0.97 0.75 0.66 0.48
0.0 0.5 0.86 1.35 1.19 1.07 0.86 0.63
0.0 0.66 1.65 1.72 1.79 1.41 1.12 0.83
0.0 1.27 1.23 2.18 2.32 1.82 1.47 1.14
0.06 0.91 2.92 3.18 3.01 2.59 1.99 1.51
0.0 1.27 4.13 4.75 4.12 3.61 2.72 2.04
0.0 3.08 4.35 6.17 5.37 4.26 3.56 2.7
(a) Minimum of 0x973afb51




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.62 nan nan nan nan nan
1.5 0.98 0.6 0.38 nan nan nan nan
1.8 1.17 0.72 0.45 0.3 nan nan nan
2.0 1.39 0.87 0.53 0.34 0.24 nan nan
3.0 1.7 1.04 0.68 0.43 0.26 0.17 nan
3.75 2.16 1.3 0.74 0.5 0.34 0.22 0.15
4.33 2.67 1.56 0.99 0.64 0.4 0.27 0.18
5.8 3.65 1.95 1.18 0.78 0.5 0.34 0.24
8.0 4.75 2.47 1.54 0.97 0.65 0.43 0.3
8.75 5.31 3.53 2.09 1.33 0.84 0.56 0.37
13.08 6.99 4.45 2.56 1.77 1.11 0.72 0.51
15.36 10.14 5.81 3.83 2.44 1.48 0.98 0.66
20.4 11.42 7.02 4.49 2.9 1.95 1.24 0.86
22.69 16.13 9.72 6.04 3.85 2.57 1.65 1.16
30.88 21.32 12.95 8.17 5.26 3.4 2.29 1.52
51.56 29.45 17.58 10.84 7.16 4.58 3.03 2.03
62.42 37.89 23.03 15.46 9.84 6.47 3.95 2.68
86.1 52.23 31.64 20.11 13.01 8.47 5.36 3.65
(b) Maximum of 0x973afb51




























0.42 nan nan nan nan nan nan nan
0.37 0.37 nan nan nan nan nan nan
0.37 0.37 0.29 nan nan nan nan nan
0.41 0.41 0.32 0.24 nan nan nan nan
0.45 0.45 0.36 0.27 0.19 nan nan nan
0.53 0.53 0.43 0.32 0.23 0.16 nan nan
0.64 0.64 0.52 0.38 0.28 0.2 0.14 nan
0.81 0.8 0.65 0.48 0.35 0.25 0.18 0.12
1.01 0.99 0.81 0.6 0.44 0.31 0.22 0.16
1.31 1.28 1.02 0.77 0.55 0.4 0.28 0.2
1.63 1.64 1.3 0.98 0.71 0.51 0.36 0.26
2.13 2.13 1.7 1.27 0.92 0.66 0.47 0.33
2.75 2.77 2.23 1.66 1.21 0.86 0.61 0.43
3.61 3.65 2.92 2.17 1.59 1.13 0.8 0.57
4.81 4.83 3.83 2.85 2.08 1.49 1.06 0.75
6.26 6.41 5.08 3.8 2.76 1.97 1.4 0.99
8.15 8.47 6.72 5.04 3.65 2.63 1.87 1.32
11.11 11.16 9.0 6.74 4.89 3.51 2.49 1.77
15.04 14.93 12.17 9.07 6.58 4.72 3.35 2.37
21.18 20.8 16.53 12.2 8.83 6.33 4.5 3.19
(c) Average of 0x973afb51
Figure E.4: IPv4 0x973afb51 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.11 nan nan nan nan
0.0 0.0 0.1 0.1 0.13 nan nan nan
0.0 0.0 0.08 0.13 0.15 0.13 nan nan
0.0 0.0 0.14 0.15 0.17 0.15 0.12 nan
0.0 0.09 0.18 0.23 0.21 0.18 0.14 0.11
0.0 0.08 0.26 0.32 0.28 0.23 0.16 0.13
0.0 0.16 0.21 0.34 0.34 0.3 0.23 0.17
0.0 0.06 0.44 0.42 0.45 0.36 0.29 0.22
0.0 0.31 0.44 0.5 0.53 0.48 0.37 0.29
0.0 0.12 0.6 0.64 0.78 0.59 0.5 0.37
0.0 0.44 1.03 1.14 0.9 0.83 0.65 0.49
0.0 0.23 1.27 1.36 1.28 1.0 0.79 0.62
0.0 0.74 1.73 1.85 1.61 1.4 1.16 0.87
0.0 0.28 2.11 2.4 2.32 1.94 1.49 1.15
0.0 0.84 2.27 2.89 2.76 2.46 1.92 1.52
0.05 1.49 4.3 3.91 4.06 3.37 2.77 2.07
0.05 0.6 4.69 4.55 5.33 4.93 3.65 2.76
(a) Minimum of 0xd175




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.91 0.55 nan nan nan nan nan
1.5 0.88 0.68 0.42 nan nan nan nan
2.0 1.15 0.71 0.42 0.28 nan nan nan
2.17 1.33 0.87 0.51 0.37 0.22 nan nan
2.71 1.73 1.13 0.69 0.39 0.25 0.17 nan
3.75 2.07 1.31 0.75 0.47 0.32 0.21 0.14
4.44 2.52 1.47 0.91 0.6 0.39 0.27 0.18
5.8 3.01 1.92 1.18 0.81 0.5 0.34 0.24
7.09 4.1 2.42 1.51 0.98 0.65 0.44 0.29
8.75 5.4 3.32 1.97 1.36 0.84 0.55 0.38
12.77 7.31 4.3 2.65 1.67 1.12 0.73 0.5
16.36 10.17 5.91 3.49 2.2 1.5 0.96 0.65
21.67 13.69 7.07 4.66 3.03 1.97 1.27 0.89
31.69 17.12 12.3 6.89 4.05 2.57 1.71 1.14
43.41 24.23 12.75 9.12 5.33 3.3 2.22 1.52
49.83 31.75 18.37 11.52 7.43 4.53 2.96 2.01
63.05 37.57 22.18 14.65 9.85 6.24 4.06 2.67
88.4 58.34 34.35 21.66 13.45 8.16 5.67 3.71
(b) Maximum of 0xd175




























0.43 nan nan nan nan nan nan nan
0.36 0.37 nan nan nan nan nan nan
0.37 0.37 0.3 nan nan nan nan nan
0.4 0.4 0.31 0.23 nan nan nan nan
0.45 0.45 0.36 0.26 0.19 nan nan nan
0.52 0.53 0.42 0.31 0.23 0.16 nan nan
0.62 0.65 0.51 0.38 0.28 0.2 0.14 nan
0.8 0.78 0.63 0.47 0.34 0.25 0.18 0.12
1.01 1.0 0.8 0.6 0.44 0.31 0.22 0.16
1.3 1.29 1.02 0.76 0.55 0.4 0.28 0.2
1.63 1.67 1.32 0.99 0.71 0.51 0.36 0.26
2.1 2.18 1.71 1.28 0.92 0.66 0.47 0.33
2.81 2.85 2.23 1.67 1.21 0.86 0.61 0.43
3.68 3.69 2.91 2.17 1.58 1.13 0.8 0.57
4.81 4.8 3.84 2.87 2.08 1.48 1.06 0.75
6.61 6.52 5.15 3.81 2.76 1.98 1.41 1.0
8.57 8.59 6.85 5.12 3.71 2.64 1.88 1.33
11.31 11.35 9.09 6.82 4.92 3.52 2.5 1.77
14.53 14.87 12.07 9.11 6.58 4.72 3.35 2.38
20.24 20.55 16.25 12.2 8.84 6.33 4.5 3.19
(c) Average of 0xd175
Figure E.5: IPv4 0xd175 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.11 nan nan nan nan
0.0 0.0 0.0 0.12 0.12 nan nan nan
0.0 0.0 0.12 0.17 0.14 0.12 nan nan
0.0 0.0 0.16 0.2 0.17 0.14 0.11 nan
0.0 0.09 0.21 0.26 0.2 0.18 0.14 0.11
0.0 0.08 0.19 0.3 0.28 0.23 0.17 0.13
0.0 0.12 0.27 0.32 0.35 0.29 0.23 0.17
0.0 0.19 0.33 0.47 0.47 0.37 0.3 0.22
0.0 0.33 0.46 0.68 0.55 0.47 0.37 0.29
0.0 0.14 0.73 0.73 0.77 0.64 0.49 0.37
0.0 0.34 0.81 1.12 1.0 0.84 0.66 0.48
0.0 0.35 1.42 1.57 1.29 1.11 0.87 0.65
0.0 0.83 1.69 1.93 1.67 1.38 1.13 0.85
0.0 0.51 2.06 2.11 2.33 1.97 1.53 1.14
0.06 0.86 3.0 2.83 2.67 2.53 2.02 1.52
0.0 0.4 3.33 3.37 4.15 3.53 2.79 2.05
0.1 1.41 4.42 4.99 5.82 4.61 3.67 2.74
(a) Minimum of CRC8




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.91 0.55 nan nan nan nan nan
1.5 1.03 0.68 0.4 nan nan nan nan
1.6 1.27 0.69 0.41 0.27 nan nan nan
2.67 1.36 0.78 0.5 0.33 0.21 nan nan
2.43 1.71 1.1 0.64 0.42 0.25 0.17 nan
3.38 1.83 1.38 0.74 0.48 0.34 0.21 0.14
4.67 2.49 1.47 1.0 0.63 0.38 0.27 0.18
7.7 4.13 2.5 1.44 0.83 0.52 0.33 0.23
8.91 4.9 3.01 1.78 1.14 0.68 0.45 0.29
8.42 5.91 3.55 2.17 1.35 0.86 0.56 0.37
12.77 7.22 4.49 2.71 1.71 1.12 0.76 0.5
15.36 9.12 5.73 3.58 2.21 1.56 1.0 0.65
21.0 12.54 7.45 4.59 2.8 1.99 1.27 0.87
27.13 16.06 10.37 6.22 4.05 2.54 1.68 1.15
39.29 23.6 13.51 8.6 5.36 3.38 2.26 1.53
55.44 29.9 17.52 10.66 6.99 4.45 3.05 2.08
62.68 39.17 22.41 15.68 9.88 6.16 4.06 2.69
95.0 61.01 33.01 20.36 12.28 8.66 5.53 3.74
(b) Maximum of CRC8




























0.41 nan nan nan nan nan nan nan
0.36 0.37 nan nan nan nan nan nan
0.36 0.37 0.29 nan nan nan nan nan
0.39 0.4 0.31 0.24 nan nan nan nan
0.44 0.45 0.35 0.26 0.19 nan nan nan
0.52 0.53 0.42 0.31 0.23 0.16 nan nan
0.65 0.64 0.51 0.38 0.28 0.2 0.14 nan
0.79 0.8 0.63 0.48 0.34 0.25 0.18 0.12
0.97 1.0 0.79 0.59 0.43 0.31 0.22 0.16
1.25 1.24 1.01 0.76 0.55 0.4 0.28 0.2
1.59 1.6 1.3 0.98 0.71 0.51 0.36 0.26
2.12 2.11 1.7 1.27 0.92 0.66 0.47 0.33
2.62 2.74 2.22 1.64 1.2 0.86 0.61 0.43
3.76 3.67 2.94 2.17 1.57 1.13 0.8 0.57
4.89 4.84 3.85 2.87 2.08 1.49 1.06 0.75
6.46 6.4 5.11 3.83 2.76 1.97 1.4 1.0
8.35 8.34 6.76 5.09 3.68 2.63 1.87 1.33
11.64 11.46 9.09 6.81 4.94 3.52 2.5 1.77
15.56 15.26 12.13 9.07 6.6 4.71 3.34 2.37
19.96 20.55 16.27 12.15 8.84 6.3 4.49 3.19
(c) Average of CRC8
Figure E.6: IPv4 CRC8 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.0 0.13 nan nan nan nan
0.0 0.0 0.1 0.14 0.13 nan nan nan
0.0 0.12 0.12 0.16 0.14 0.12 nan nan
0.0 0.0 0.14 0.17 0.17 0.15 0.11 nan
0.0 0.09 0.15 0.23 0.21 0.18 0.14 0.1
0.0 0.08 0.19 0.18 0.23 0.23 0.18 0.14
0.0 0.1 0.3 0.37 0.32 0.28 0.22 0.17
0.0 0.06 0.37 0.47 0.43 0.36 0.27 0.21
0.0 0.26 0.58 0.57 0.57 0.48 0.38 0.28
0.0 0.14 0.58 0.79 0.76 0.61 0.49 0.38
0.0 0.54 0.95 0.97 1.06 0.78 0.67 0.5
0.0 0.48 1.51 1.68 1.47 1.17 0.9 0.66
0.0 1.37 2.67 2.25 2.11 1.58 1.23 0.88
0.0 6.18 4.54 4.66 3.19 2.15 1.67 1.2
0.0 24.39 13.28 9.43 5.31 3.42 2.46 1.69
0.05 48.69 28.11 18.78 10.33 6.04 3.77 2.4
0.0 113.8 57.55 34.96 19.19 10.68 6.02 3.7
(a) Minimum of CRC16




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 1.05 0.55 nan nan nan nan nan
1.75 1.05 0.63 0.36 nan nan nan nan
1.8 1.21 0.73 0.43 0.3 nan nan nan
2.0 1.56 0.92 0.54 0.34 0.23 nan nan
2.71 1.79 0.97 0.67 0.41 0.26 0.17 nan
3.5 1.94 1.24 0.82 0.48 0.31 0.23 0.15
4.44 2.49 1.62 1.03 0.64 0.4 0.28 0.18
5.4 3.5 2.05 1.29 0.77 0.51 0.34 0.23
6.45 4.41 2.52 1.75 1.03 0.66 0.43 0.29
8.33 7.25 3.79 2.32 1.31 0.84 0.55 0.38
11.77 8.88 4.9 2.94 1.83 1.13 0.75 0.51
15.0 10.86 6.09 3.89 2.27 1.5 1.0 0.67
23.0 17.06 9.13 5.45 3.05 2.01 1.31 0.89
28.88 26.46 13.66 8.01 4.6 2.92 1.78 1.18
35.41 41.98 21.33 11.88 6.52 3.94 2.5 1.59
46.72 63.09 32.76 19.0 10.31 5.89 3.49 2.21
65.89106.3954.18 31.81 16.62 9.32 5.24 3.12
109.95197.4899.47 55.81 28.67 15.35 8.3 4.81
(b) Maximum of CRC16




























0.44 nan nan nan nan nan nan nan
0.36 0.37 nan nan nan nan nan nan
0.35 0.37 0.29 nan nan nan nan nan
0.38 0.4 0.31 0.24 nan nan nan nan
0.44 0.46 0.36 0.27 0.19 nan nan nan
0.52 0.54 0.44 0.32 0.23 0.16 nan nan
0.67 0.65 0.52 0.39 0.28 0.2 0.14 nan
0.8 0.81 0.65 0.48 0.34 0.25 0.18 0.12
0.98 1.03 0.81 0.6 0.44 0.31 0.22 0.16
1.32 1.34 1.04 0.77 0.56 0.4 0.28 0.2
1.63 1.74 1.35 0.99 0.71 0.51 0.36 0.26
2.13 2.34 1.77 1.29 0.93 0.66 0.47 0.33
2.78 3.24 2.38 1.72 1.22 0.87 0.61 0.44
3.62 4.87 3.36 2.37 1.64 1.15 0.81 0.57
4.76 7.8 4.97 3.39 2.26 1.56 1.09 0.76
6.52 13.24 7.75 5.1 3.25 2.17 1.48 1.02
8.64 23.41 12.87 8.15 4.89 3.11 2.05 1.39
11.6 43.46 22.9 13.9 7.83 4.7 2.95 1.94
15.72 81.84 42.06 24.87 13.33 7.58 4.48 2.8
21.61154.3878.31 45.71 23.75 12.94 7.22 4.26
(c) Average of CRC16
Figure E.7: IPv4 CRC16 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.0 0.09 nan nan nan nan
0.0 0.0 0.1 0.12 0.12 nan nan nan
0.0 0.0 0.08 0.13 0.14 0.12 nan nan
0.0 0.1 0.16 0.16 0.17 0.14 0.12 nan
0.0 0.09 0.21 0.23 0.22 0.18 0.15 0.11
0.0 0.14 0.22 0.25 0.27 0.23 0.18 0.14
0.0 0.17 0.31 0.31 0.36 0.3 0.23 0.18
0.0 0.19 0.32 0.45 0.42 0.38 0.29 0.22
0.0 0.06 0.54 0.62 0.55 0.5 0.37 0.29
0.0 0.34 0.82 0.72 0.78 0.63 0.48 0.37
0.0 0.33 0.71 1.05 0.95 0.86 0.63 0.49
0.0 0.37 1.23 1.55 1.32 1.01 0.87 0.64
0.0 0.47 1.54 1.58 1.78 1.44 1.15 0.88
0.0 0.68 2.39 2.0 2.48 1.9 1.55 1.13
0.0 1.09 2.56 2.97 3.26 2.54 2.04 1.52
0.05 2.27 2.81 3.67 4.28 3.2 2.78 2.03
0.05 1.48 5.06 5.51 5.3 4.56 3.44 2.6
(a) Minimum of CRC32




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.55 nan nan nan nan nan
1.75 1.02 0.63 0.38 nan nan nan nan
2.2 1.16 0.67 0.43 0.26 nan nan nan
2.0 1.38 0.78 0.51 0.32 0.22 nan nan
2.71 1.62 1.09 0.64 0.4 0.26 0.17 nan
3.0 2.1 1.26 0.74 0.48 0.31 0.21 0.14
4.78 2.97 1.71 1.07 0.65 0.41 0.26 0.19
5.4 3.11 1.98 1.21 0.77 0.52 0.35 0.23
6.82 4.21 2.49 1.6 0.99 0.66 0.44 0.29
9.08 5.3 3.1 2.01 1.28 0.88 0.55 0.38
11.77 6.82 4.43 2.77 1.89 1.26 0.76 0.5
15.57 9.44 5.74 3.82 2.17 1.41 0.97 0.66
18.73 13.62 9.33 5.18 2.99 1.98 1.28 0.86
24.0 15.41 9.71 6.93 4.02 2.65 1.76 1.14
33.06 21.34 12.36 8.19 5.23 3.28 2.32 1.52
54.33 30.13 19.54 11.34 6.83 4.47 2.94 2.03
60.47 36.72 24.96 14.17 9.21 6.4 4.01 2.73
81.3 56.83 33.03 19.03 13.21 8.01 5.3 3.64
(b) Maximum of CRC32




























0.42 nan nan nan nan nan nan nan
0.35 0.36 nan nan nan nan nan nan
0.38 0.37 0.29 nan nan nan nan nan
0.4 0.4 0.32 0.24 nan nan nan nan
0.45 0.45 0.36 0.26 0.19 nan nan nan
0.52 0.51 0.42 0.31 0.23 0.16 nan nan
0.62 0.63 0.51 0.38 0.28 0.2 0.14 nan
0.77 0.79 0.63 0.48 0.34 0.25 0.18 0.12
0.99 1.01 0.81 0.6 0.43 0.31 0.22 0.16
1.27 1.3 1.03 0.77 0.55 0.4 0.28 0.2
1.69 1.69 1.33 0.98 0.71 0.51 0.36 0.26
2.25 2.21 1.73 1.28 0.92 0.66 0.47 0.33
2.85 2.79 2.23 1.66 1.2 0.86 0.61 0.43
3.77 3.72 2.96 2.21 1.58 1.13 0.8 0.57
4.82 4.87 3.88 2.91 2.1 1.5 1.07 0.75
6.23 6.37 5.18 3.86 2.77 1.99 1.41 1.0
8.45 8.47 6.86 5.14 3.69 2.64 1.88 1.33
10.94 11.18 9.13 6.87 4.94 3.52 2.5 1.77
14.9 14.9 12.23 9.11 6.57 4.7 3.34 2.37
19.85 20.19 16.32 12.13 8.81 6.31 4.5 3.19
(c) Average of CRC32
Figure E.8: IPv4 CRC32 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.09 nan nan nan nan
0.0 0.0 0.1 0.12 0.12 nan nan nan
0.0 0.0 0.08 0.17 0.14 0.12 nan nan
0.0 0.1 0.19 0.19 0.17 0.15 0.12 nan
0.0 0.09 0.19 0.22 0.21 0.17 0.14 0.11
0.0 0.08 0.22 0.32 0.29 0.22 0.18 0.14
0.0 0.12 0.27 0.33 0.34 0.29 0.23 0.17
0.0 0.14 0.37 0.43 0.47 0.38 0.3 0.22
0.0 0.13 0.33 0.61 0.62 0.5 0.38 0.29
0.0 0.33 0.65 0.69 0.64 0.62 0.5 0.38
0.0 0.4 1.09 0.96 0.89 0.81 0.62 0.49
0.0 0.51 1.22 1.16 1.09 1.03 0.82 0.64
0.0 0.27 1.61 1.89 1.61 1.49 1.12 0.85
0.0 1.08 1.8 1.99 2.32 1.95 1.49 1.07
0.0 1.78 2.92 3.46 3.06 2.61 2.02 1.53
0.0 1.41 4.5 4.59 3.99 3.38 2.73 2.06
0.05 1.63 4.13 5.62 5.09 4.15 3.36 2.71
(a) Minimum of CRC32c




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.63 nan nan nan nan nan
1.75 0.95 0.68 0.39 nan nan nan nan
2.4 1.27 0.84 0.46 0.3 nan nan nan
2.33 1.27 0.76 0.53 0.33 0.22 nan nan
2.57 1.56 1.0 0.66 0.41 0.26 0.17 nan
3.63 2.07 1.35 0.76 0.53 0.33 0.22 0.15
3.78 2.45 1.72 1.02 0.65 0.44 0.26 0.18
5.4 3.18 2.06 1.21 0.78 0.5 0.34 0.23
6.73 4.2 2.7 1.57 0.99 0.68 0.44 0.29
9.83 5.72 3.37 2.23 1.37 0.88 0.57 0.38
11.62 7.32 4.28 2.92 1.7 1.15 0.74 0.51
14.14 9.49 5.55 3.51 2.22 1.42 0.97 0.66
19.13 11.87 7.49 4.43 2.96 1.93 1.3 0.86
25.69 16.95 10.66 6.01 4.0 2.45 1.7 1.16
38.47 23.23 12.5 7.87 5.35 3.33 2.25 1.55
51.67 28.44 18.22 11.3 6.9 4.51 3.02 2.04
57.95 37.26 21.97 14.79 10.22 6.28 4.17 2.79
77.05 52.6 30.57 19.54 12.46 7.91 5.38 3.73
(b) Maximum of CRC32c




























0.44 nan nan nan nan nan nan nan
0.36 0.37 nan nan nan nan nan nan
0.37 0.37 0.3 nan nan nan nan nan
0.38 0.4 0.32 0.24 nan nan nan nan
0.46 0.46 0.36 0.26 0.19 nan nan nan
0.54 0.55 0.43 0.32 0.23 0.16 nan nan
0.67 0.66 0.52 0.39 0.28 0.2 0.14 nan
0.78 0.8 0.64 0.48 0.35 0.25 0.18 0.12
0.99 1.02 0.8 0.6 0.44 0.31 0.22 0.16
1.27 1.29 1.03 0.76 0.55 0.4 0.28 0.2
1.61 1.67 1.34 0.99 0.71 0.51 0.36 0.26
2.12 2.14 1.71 1.27 0.92 0.66 0.47 0.33
2.78 2.8 2.22 1.67 1.2 0.86 0.61 0.43
3.69 3.71 2.96 2.2 1.59 1.13 0.8 0.57
4.77 4.8 3.82 2.88 2.09 1.49 1.06 0.75
6.52 6.43 5.12 3.84 2.77 1.97 1.41 1.0
8.64 8.57 6.76 5.09 3.69 2.63 1.87 1.33
11.4 11.31 8.97 6.8 4.94 3.52 2.5 1.77
15.28 15.13 12.07 9.14 6.63 4.72 3.35 2.38
20.22 20.28 16.28 12.24 8.87 6.32 4.49 3.19
(c) Average of CRC32c
Figure E.9: IPv4 CRC32c load balancing analysis
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E.2.2 IPv6
In this section we expose the main polynomials tested on IPv6 addresses.




























1.0 nan nan nan nan nan nan nan
1.0 0.61 nan nan nan nan nan nan
1.0 0.62 0.41 nan nan nan nan nan
1.0 0.64 0.45 0.3 nan nan nan nan
1.2 0.81 0.51 0.35 0.23 nan nan nan
1.33 0.92 0.61 0.41 0.28 0.19 nan nan
1.58 1.1 0.75 0.5 0.34 0.23 0.16 nan
2.0 1.41 0.94 0.62 0.42 0.29 0.2 0.13
2.56 1.8 1.2 0.8 0.53 0.36 0.24 0.17
3.0 2.17 1.5 1.01 0.67 0.46 0.31 0.21
4.0 2.93 1.93 1.28 0.87 0.58 0.4 0.28
5.17 3.75 2.5 1.66 1.12 0.76 0.52 0.36
7.23 4.96 3.31 2.22 1.47 0.99 0.67 0.47
9.0 6.52 4.31 2.84 1.88 1.29 0.89 0.61
11.73 8.51 5.67 3.76 2.54 1.7 1.17 0.81
15.75 11.02 7.6 4.96 3.35 2.27 1.55 1.07
21.48 15.14 9.96 6.62 4.45 3.04 2.08 1.42
28.67 20.12 13.2 8.79 5.95 4.04 2.76 1.9
39.32 27.58 18.18 11.88 7.94 5.42 3.69 2.55
49.61 36.26 23.76 16.11 10.71 7.24 4.96 3.41
(a) CRC-16




























1.0 nan nan nan nan nan nan nan
1.0 0.61 nan nan nan nan nan nan
1.0 0.62 0.44 nan nan nan nan nan
1.0 0.68 0.45 0.31 nan nan nan nan
1.2 0.8 0.52 0.35 0.23 nan nan nan
1.33 0.96 0.64 0.42 0.28 0.19 nan nan
1.57 1.18 0.75 0.5 0.34 0.23 0.16 nan
1.88 1.42 0.93 0.63 0.42 0.28 0.2 0.13
2.44 1.76 1.14 0.79 0.53 0.35 0.24 0.17
3.2 2.21 1.49 0.99 0.68 0.45 0.31 0.21
3.82 2.83 1.95 1.27 0.86 0.59 0.4 0.27
5.33 3.68 2.55 1.69 1.12 0.76 0.52 0.36
7.0 4.83 3.29 2.2 1.47 1.0 0.68 0.47
9.14 6.43 4.34 2.84 1.94 1.31 0.89 0.61
12.27 8.64 5.67 3.84 2.55 1.73 1.17 0.81
16.19 11.32 7.46 5.06 3.36 2.28 1.55 1.07
20.76 15.64 10.02 6.74 4.44 3.02 2.06 1.42
28.34 20.21 13.42 8.85 5.97 4.05 2.78 1.91
37.92 26.29 18.18 11.79 7.99 5.41 3.72 2.55
51.91 36.75 24.8 15.98 10.7 7.25 5.0 3.43
(b) CRC-32
Figure E.10: IPv6 95 percentile of Mean Square Error for different polynomials
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.12 nan nan nan nan nan
0.0 0.0 0.13 0.13 nan nan nan nan
0.0 0.0 0.0 0.12 0.12 nan nan nan
0.0 0.0 0.12 0.14 0.14 0.13 nan nan
0.0 0.1 0.1 0.18 0.19 0.15 0.12 nan
0.0 0.09 0.2 0.21 0.23 0.18 0.14 0.11
0.0 0.08 0.16 0.27 0.28 0.23 0.18 0.14
0.0 0.07 0.32 0.37 0.36 0.29 0.22 0.17
0.0 0.17 0.33 0.52 0.46 0.38 0.29 0.22
0.0 0.28 0.51 0.58 0.58 0.45 0.39 0.29
0.0 0.25 0.56 0.63 0.76 0.65 0.5 0.38
0.0 0.31 0.78 0.97 0.94 0.83 0.62 0.49
0.0 0.25 1.01 1.4 1.27 1.05 0.87 0.63
0.0 0.75 1.91 1.92 1.69 1.46 1.13 0.84
0.0 1.04 2.08 2.57 2.35 1.9 1.51 1.14
0.0 0.95 2.5 2.74 3.26 2.46 1.71 1.51
0.05 1.68 3.23 4.67 3.61 3.63 2.62 1.97
0.0 1.12 5.14 6.26 5.29 4.68 3.65 2.65
(a) Minimum of CRC8




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.65 nan nan nan nan nan
1.75 1.02 0.57 0.39 nan nan nan nan
1.8 1.24 0.66 0.42 0.28 nan nan nan
2.17 1.26 0.92 0.51 0.33 0.22 nan nan
3.0 1.65 1.01 0.63 0.4 0.26 0.17 nan
3.25 1.99 1.15 0.77 0.5 0.33 0.23 0.15
4.11 2.64 1.59 0.96 0.62 0.43 0.27 0.18
5.4 3.37 1.81 1.27 0.78 0.54 0.35 0.23
6.82 4.8 2.49 1.6 1.02 0.7 0.44 0.29
8.5 5.21 3.3 2.01 1.29 0.86 0.56 0.38
12.46 8.13 4.36 2.85 1.81 1.13 0.73 0.5
15.07 11.36 6.2 3.43 2.16 1.42 0.97 0.66
22.0 13.25 7.76 4.91 3.1 1.94 1.25 0.86
28.5 16.94 10.48 6.03 3.96 2.56 1.73 1.14
35.94 21.26 12.83 8.01 5.1 3.38 2.22 1.51
48.67 34.18 18.66 10.97 6.71 4.59 2.98 2.02
58.63 39.2 24.92 13.86 8.9 5.98 3.97 2.69
79.5 54.33 34.19 18.75 13.05 8.09 5.41 3.61
(b) Maximum of CRC8




























0.4 nan nan nan nan nan nan nan
0.34 0.36 nan nan nan nan nan nan
0.35 0.37 0.29 nan nan nan nan nan
0.37 0.4 0.31 0.23 nan nan nan nan
0.44 0.45 0.36 0.27 0.19 nan nan nan
0.53 0.53 0.43 0.32 0.23 0.16 nan nan
0.64 0.64 0.52 0.39 0.28 0.2 0.14 nan
0.8 0.78 0.64 0.48 0.35 0.25 0.18 0.12
1.01 1.0 0.8 0.6 0.43 0.31 0.22 0.16
1.26 1.28 1.03 0.76 0.56 0.4 0.28 0.2
1.61 1.66 1.33 0.98 0.71 0.51 0.36 0.26
2.11 2.14 1.71 1.28 0.92 0.66 0.47 0.33
2.77 2.79 2.23 1.67 1.21 0.86 0.61 0.43
3.65 3.66 2.94 2.19 1.59 1.13 0.8 0.57
4.86 4.84 3.88 2.87 2.07 1.49 1.06 0.75
6.37 6.34 5.06 3.8 2.76 1.97 1.4 1.0
8.53 8.46 6.74 5.06 3.66 2.62 1.87 1.33
11.29 11.46 9.11 6.8 4.93 3.51 2.5 1.77
15.54 15.23 12.07 9.0 6.55 4.68 3.35 2.38
20.88 20.43 16.33 12.18 8.84 6.32 4.5 3.19
(c) Average of CRC8
Figure E.11: IPv6 CRC8 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.13 nan nan nan nan
0.0 0.0 0.14 0.12 0.12 nan nan nan
0.0 0.0 0.08 0.16 0.13 0.12 nan nan
0.0 0.0 0.12 0.2 0.16 0.15 0.12 nan
0.0 0.0 0.18 0.21 0.21 0.18 0.14 0.11
0.0 0.08 0.3 0.27 0.22 0.21 0.18 0.13
0.0 0.1 0.32 0.4 0.34 0.29 0.23 0.17
0.0 0.17 0.43 0.47 0.42 0.38 0.29 0.22
0.0 0.26 0.59 0.56 0.52 0.48 0.37 0.28
0.0 0.11 0.46 0.68 0.74 0.63 0.51 0.36
0.0 0.18 0.89 1.08 0.96 0.83 0.66 0.49
0.0 0.41 0.86 1.39 1.33 1.06 0.86 0.65
0.0 0.59 1.78 1.76 1.55 1.39 1.14 0.87
0.0 0.94 2.52 2.44 2.35 1.9 1.45 1.11
0.0 1.07 3.14 3.47 2.85 2.52 2.04 1.55
0.05 1.02 2.45 4.49 3.27 3.5 2.72 2.07
0.0 0.73 5.64 5.16 5.35 4.77 3.62 2.74
(a) Minimum of CRC16




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.78 0.53 nan nan nan nan nan
1.75 0.98 0.63 0.38 nan nan nan nan
1.8 1.28 0.72 0.47 0.29 nan nan nan
2.17 1.3 0.86 0.56 0.33 0.22 nan nan
3.0 1.74 1.05 0.61 0.45 0.27 0.17 nan
3.25 2.18 1.31 0.8 0.51 0.32 0.22 0.14
4.0 2.77 1.58 1.13 0.67 0.42 0.27 0.18
5.0 3.18 1.92 1.24 0.8 0.53 0.35 0.23
6.45 4.02 2.63 1.7 1.01 0.68 0.45 0.29
9.0 5.15 3.29 2.23 1.37 0.92 0.57 0.38
11.38 8.3 4.63 3.18 1.89 1.21 0.73 0.49
16.71 9.1 5.66 3.48 2.24 1.48 0.95 0.65
19.6 13.27 8.85 4.85 2.95 1.94 1.28 0.87
31.13 15.72 9.82 6.51 4.06 2.6 1.66 1.16
34.29 23.61 13.24 8.27 5.49 3.54 2.29 1.52
47.22 33.96 19.43 10.65 7.24 4.73 3.2 2.06
60.05 37.37 22.06 15.77 9.15 5.98 4.03 2.7
75.05 55.87 30.13 19.43 12.0 8.61 5.4 3.59
(b) Maximum of CRC16




























0.43 nan nan nan nan nan nan nan
0.35 0.36 nan nan nan nan nan nan
0.37 0.36 0.29 nan nan nan nan nan
0.4 0.4 0.31 0.23 nan nan nan nan
0.46 0.45 0.36 0.27 0.19 nan nan nan
0.54 0.54 0.42 0.32 0.23 0.16 nan nan
0.66 0.65 0.51 0.39 0.28 0.2 0.14 nan
0.82 0.82 0.65 0.48 0.35 0.25 0.18 0.12
1.04 1.03 0.81 0.61 0.43 0.31 0.22 0.16
1.27 1.28 1.01 0.76 0.55 0.39 0.28 0.2
1.69 1.65 1.31 0.98 0.71 0.51 0.36 0.26
2.17 2.12 1.69 1.27 0.92 0.66 0.47 0.33
2.79 2.77 2.21 1.65 1.2 0.86 0.61 0.44
3.64 3.63 2.89 2.15 1.56 1.13 0.8 0.57
4.78 4.79 3.84 2.85 2.08 1.5 1.06 0.75
6.48 6.47 5.13 3.8 2.76 1.98 1.41 1.0
8.46 8.58 6.81 5.05 3.65 2.63 1.87 1.33
11.62 11.5 9.15 6.78 4.91 3.52 2.51 1.77
15.33 15.25 12.14 9.1 6.58 4.71 3.35 2.37
20.75 20.12 16.27 12.21 8.85 6.31 4.49 3.18
(c) Average of CRC16
Figure E.12: IPv6 CRC16 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.09 nan nan nan nan
0.0 0.0 0.14 0.12 0.13 nan nan nan
0.0 0.0 0.17 0.14 0.15 0.13 nan nan
0.0 0.0 0.14 0.21 0.19 0.15 0.12 nan
0.0 0.09 0.21 0.24 0.21 0.19 0.14 0.11
0.0 0.14 0.21 0.24 0.28 0.23 0.18 0.14
0.0 0.12 0.28 0.37 0.3 0.29 0.23 0.18
0.0 0.06 0.41 0.41 0.38 0.37 0.3 0.22
0.0 0.18 0.6 0.65 0.59 0.5 0.38 0.29
0.0 0.12 0.77 0.89 0.78 0.64 0.5 0.37
0.0 0.38 0.99 1.05 0.97 0.86 0.64 0.51
0.0 0.49 1.29 1.43 1.3 1.13 0.87 0.65
0.0 0.79 1.56 1.9 1.5 1.49 1.12 0.87
0.0 0.54 2.02 1.88 2.31 1.85 1.47 1.16
0.0 1.41 3.33 3.41 3.03 2.52 2.0 1.51
0.05 1.22 2.57 4.36 3.72 3.35 2.67 2.06
0.1 1.25 4.89 6.45 5.44 4.62 3.56 2.8
(a) Minimum of CRC32




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.59 nan nan nan nan nan
1.75 1.08 0.6 0.38 nan nan nan nan
2.0 1.15 0.73 0.41 0.3 nan nan nan
2.5 1.48 0.79 0.48 0.36 0.24 nan nan
2.71 1.71 1.1 0.61 0.41 0.27 0.17 nan
3.88 2.02 1.32 0.78 0.53 0.31 0.21 0.14
4.78 2.49 1.53 0.98 0.61 0.39 0.26 0.18
5.5 3.07 1.84 1.15 0.77 0.51 0.33 0.23
6.82 4.06 2.46 1.62 1.06 0.65 0.44 0.3
10.75 5.85 3.29 1.99 1.31 0.85 0.56 0.37
13.92 8.05 4.74 2.89 1.72 1.11 0.73 0.49
16.79 9.23 5.82 3.58 2.16 1.49 0.97 0.66
19.4 13.13 8.06 4.79 3.03 1.92 1.3 0.87
28.0 17.39 10.58 6.05 4.11 2.56 1.69 1.14
40.29 23.72 13.37 7.89 5.16 3.37 2.21 1.51
44.83 32.01 19.64 10.96 6.97 4.55 3.11 1.99
67.32 37.95 23.32 14.48 9.25 6.1 4.24 2.73
85.95 54.17 31.93 20.54 12.42 8.41 5.45 3.68
(b) Maximum of CRC32




























0.43 nan nan nan nan nan nan nan
0.35 0.37 nan nan nan nan nan nan
0.36 0.37 0.29 nan nan nan nan nan
0.39 0.4 0.32 0.23 nan nan nan nan
0.44 0.45 0.36 0.26 0.19 nan nan nan
0.54 0.54 0.43 0.32 0.23 0.16 nan nan
0.65 0.66 0.52 0.39 0.28 0.2 0.14 nan
0.8 0.8 0.64 0.48 0.35 0.25 0.18 0.12
1.01 0.99 0.79 0.59 0.43 0.31 0.22 0.16
1.29 1.27 1.02 0.76 0.55 0.4 0.28 0.2
1.64 1.63 1.31 0.98 0.71 0.51 0.36 0.26
2.15 2.12 1.7 1.27 0.92 0.66 0.47 0.33
2.86 2.8 2.23 1.67 1.2 0.86 0.61 0.43
3.75 3.7 2.96 2.19 1.58 1.13 0.81 0.57
4.99 4.94 3.9 2.89 2.09 1.49 1.06 0.75
6.42 6.42 5.11 3.81 2.76 1.98 1.41 1.0
8.73 8.72 6.89 5.09 3.68 2.63 1.88 1.33
11.47 11.43 9.14 6.79 4.95 3.52 2.51 1.78
15.28 15.36 12.31 9.07 6.58 4.71 3.36 2.38
20.71 20.6 16.52 12.18 8.84 6.34 4.51 3.19
(c) Average of CRC32
Figure E.13: IPv6 CRC32 load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.0 0.13 nan nan nan nan
0.0 0.0 0.1 0.14 0.12 nan nan nan
0.0 0.12 0.12 0.17 0.13 0.12 nan nan
0.0 0.0 0.16 0.2 0.18 0.15 0.11 nan
0.0 0.09 0.14 0.24 0.21 0.18 0.14 0.11
0.0 0.08 0.24 0.26 0.27 0.23 0.18 0.14
0.0 0.07 0.19 0.34 0.34 0.29 0.23 0.17
0.0 0.14 0.41 0.43 0.45 0.37 0.29 0.22
0.0 0.21 0.55 0.62 0.65 0.51 0.38 0.29
0.0 0.28 0.56 0.77 0.82 0.66 0.5 0.37
0.0 0.49 0.95 1.13 1.01 0.83 0.64 0.49
0.0 0.59 1.39 1.46 1.22 1.14 0.87 0.65
0.0 0.73 1.47 1.77 1.67 1.44 1.17 0.86
0.0 0.12 1.62 2.79 2.15 1.9 1.53 1.13
0.0 0.68 2.58 3.27 2.82 2.46 2.01 1.54
0.0 1.57 2.27 4.56 3.99 3.46 2.63 2.06
0.0 1.1 5.88 6.5 5.13 4.28 3.61 2.79
(a) Minimum of CRC32c




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.55 nan nan nan nan nan
1.5 1.02 0.6 0.42 nan nan nan nan
2.4 1.17 0.66 0.45 0.29 nan nan nan
2.17 1.23 0.82 0.52 0.33 0.22 nan nan
2.71 1.59 0.95 0.58 0.41 0.26 0.17 nan
3.75 2.12 1.18 0.82 0.5 0.32 0.21 0.14
4.0 2.8 1.45 0.93 0.62 0.38 0.26 0.18
4.6 3.02 1.92 1.22 0.79 0.52 0.35 0.23
6.45 3.98 2.49 1.54 1.03 0.67 0.45 0.3
8.58 5.68 3.91 2.11 1.36 0.88 0.58 0.38
11.38 7.33 4.15 2.69 1.73 1.1 0.74 0.5
16.86 9.27 5.52 3.35 2.39 1.43 1.01 0.64
26.13 15.69 8.0 4.67 2.95 1.9 1.26 0.86
30.81 15.89 9.61 6.58 4.06 2.51 1.73 1.16
34.18 21.8 12.51 9.1 5.56 3.53 2.27 1.56
52.89 32.93 17.16 10.79 7.08 4.75 3.0 1.99
69.21 44.6 24.64 15.34 9.47 6.19 4.09 2.68
76.65 42.2 31.38 20.66 12.8 8.02 5.38 3.72
(b) Maximum of CRC32c




























0.42 nan nan nan nan nan nan nan
0.35 0.37 nan nan nan nan nan nan
0.36 0.37 0.29 nan nan nan nan nan
0.39 0.39 0.31 0.23 nan nan nan nan
0.45 0.45 0.36 0.26 0.19 nan nan nan
0.53 0.54 0.42 0.32 0.23 0.16 nan nan
0.65 0.64 0.52 0.39 0.28 0.2 0.14 nan
0.79 0.79 0.64 0.48 0.35 0.25 0.18 0.12
1.01 1.01 0.81 0.6 0.43 0.31 0.22 0.16
1.29 1.29 1.02 0.76 0.56 0.4 0.28 0.2
1.64 1.67 1.33 0.98 0.71 0.51 0.36 0.26
2.18 2.2 1.72 1.27 0.93 0.66 0.47 0.33
2.88 2.86 2.23 1.67 1.21 0.86 0.61 0.43
3.69 3.71 2.94 2.19 1.58 1.13 0.8 0.57
4.82 4.85 3.85 2.88 2.09 1.49 1.06 0.75
6.23 6.4 5.09 3.82 2.77 1.98 1.41 1.0
8.15 8.33 6.64 5.03 3.66 2.63 1.87 1.33
11.01 11.32 9.07 6.81 4.93 3.51 2.5 1.77
14.93 15.19 12.09 9.12 6.6 4.71 3.35 2.38
19.3 20.28 16.46 12.24 8.87 6.34 4.52 3.2
(c) Average of CRC32c
Figure E.14: IPv6 CRC32c load balancing analysis
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0.0 nan nan nan nan nan nan nan
0.0 0.0 nan nan nan nan nan nan
0.0 0.0 0.0 nan nan nan nan nan
0.0 0.0 0.13 0.13 nan nan nan nan
0.0 0.0 0.14 0.14 0.13 nan nan nan
0.0 0.0 0.12 0.14 0.16 0.13 nan nan
0.0 0.1 0.1 0.19 0.17 0.15 0.11 nan
0.0 0.0 0.18 0.22 0.21 0.18 0.13 0.11
0.0 0.08 0.27 0.27 0.27 0.22 0.18 0.13
0.0 0.12 0.34 0.42 0.32 0.28 0.22 0.17
0.0 0.21 0.41 0.52 0.44 0.36 0.28 0.23
0.0 0.1 0.45 0.65 0.59 0.49 0.37 0.29
0.0 0.27 0.57 0.65 0.76 0.63 0.5 0.38
0.0 0.09 0.64 0.88 0.99 0.85 0.62 0.5
0.0 0.43 1.06 1.35 1.43 1.13 0.86 0.64
0.0 0.3 1.89 1.64 1.71 1.47 1.15 0.85
0.0 0.57 1.98 2.06 2.34 1.95 1.5 1.15
0.0 0.78 2.17 3.47 3.46 2.71 2.03 1.56
0.11 0.37 3.61 4.14 4.12 2.82 2.64 2.06
0.0 1.21 5.29 6.13 5.33 4.56 3.66 2.73
(a) Minimum of 0xd175




























1.0 nan nan nan nan nan nan nan
1.0 0.87 nan nan nan nan nan nan
1.33 0.97 0.54 nan nan nan nan nan
1.5 1.16 0.64 0.39 nan nan nan nan
1.8 1.12 0.73 0.46 0.28 nan nan nan
2.0 1.31 0.92 0.51 0.36 0.22 nan nan
2.57 1.75 1.01 0.68 0.41 0.29 0.17 nan
3.13 2.1 1.34 0.81 0.5 0.33 0.21 0.14
3.78 2.53 1.58 0.98 0.63 0.41 0.26 0.18
5.4 3.13 1.91 1.23 0.77 0.52 0.34 0.23
7.73 4.36 2.37 1.59 1.09 0.65 0.43 0.29
8.83 5.63 3.44 2.04 1.32 0.88 0.58 0.37
11.62 8.51 5.02 2.9 1.77 1.16 0.74 0.5
18.64 10.38 5.69 3.65 2.33 1.44 0.94 0.65
20.2 13.32 7.81 4.59 2.94 1.91 1.26 0.84
28.56 18.88 9.72 5.94 4.08 2.65 1.8 1.15
45.76 24.85 12.96 8.34 5.32 3.43 2.23 1.52
47.11 32.73 17.27 12.09 7.21 4.52 3.2 2.07
70.32 40.22 21.85 15.29 9.36 5.92 4.03 2.79
106.9555.84 33.49 22.52 12.89 8.07 5.48 3.71
(b) Maximum of 0xd175




























0.43 nan nan nan nan nan nan nan
0.36 0.37 nan nan nan nan nan nan
0.37 0.37 0.29 nan nan nan nan nan
0.38 0.4 0.32 0.23 nan nan nan nan
0.44 0.45 0.36 0.26 0.19 nan nan nan
0.51 0.53 0.43 0.32 0.23 0.16 nan nan
0.63 0.64 0.52 0.38 0.28 0.2 0.14 nan
0.79 0.79 0.64 0.48 0.34 0.25 0.18 0.12
0.99 0.98 0.79 0.6 0.43 0.31 0.22 0.16
1.27 1.26 1.02 0.76 0.55 0.4 0.28 0.2
1.62 1.6 1.29 0.97 0.71 0.51 0.36 0.26
2.15 2.13 1.7 1.27 0.92 0.66 0.47 0.33
2.84 2.78 2.21 1.66 1.2 0.86 0.61 0.43
3.71 3.72 2.93 2.17 1.58 1.13 0.8 0.57
4.83 4.85 3.87 2.88 2.09 1.49 1.06 0.75
6.37 6.49 5.12 3.82 2.77 1.98 1.41 1.0
8.2 8.57 6.74 5.05 3.67 2.63 1.87 1.33
11.1 11.19 8.94 6.75 4.92 3.52 2.51 1.77
14.89 14.98 12.0 8.98 6.57 4.71 3.36 2.37
19.94 20.44 16.42 12.23 8.83 6.33 4.5 3.19
(c) Average of 0xd175
Figure E.15: IPv6 0xd175 load balancing analysis
